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Abstract
In this thesis, the topic of self-heating of heterojunction bipolar transistors
(HBTs) for millimetre wave and terahertz circuits is described. The physical
background, the importance of pulsed measurements and thermal resistance
for the characterisation of thermal phenomena and the components being in-
vestigated are extensively introduced. These are based on two diﬀerent types
of compound semiconductor: SiGe:C (a silicon-germanium carbon-doped al-
loy, used in the BiCMOS fabricated by STMicroelectronics) and InP (indium
phosphide, used in the InP/InGaAs HBT fabricated by III-V Lab and in the
InP/GaAsSb HBT by ETH Zurich). A program for practical retrieval and
elaboration of data from pulsed measurements on these devices has been
developed, which allows considerations on their electro-thermal characteris-
tics. Also, an algorithm for the extraction of the thermal resistance has been
implemented. It is validated though simulations and used to trace out the
resistance alteration due to an internal temperature rise, which has not been
widely studied yet.
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Sommario
In questa tesi verrà aﬀrontato l'argomento dell'autoriscaldamento dei tran-
sistor bipolari a eterogiunzione (HBT) per circuiti a onde millimetriche e
terahertz. Dapprima si introdurrà l'argomento dal punto di vista ﬁsico; in
seguito, si parlerà estesamente dell'importanza delle misure pulsate e della
resistenza termica nella caratterizzazione dei fenomeni termici, presentando i
componenti che saranno oggetto dello studio. Essi sono costituiti da due di-
versi tipi di semiconduttori composti: SiGe:C (una lega di silicio e germanio
drogata di carbonio, che è usata nei BiCMOS fabbricati da STMicroelectron-
ics) e InP (fosfuro d'indio, usato invece negli HBT InP/InGaAs prodotti da
III-V Lab e negli HBT InP/GaAsSb prodotti dal ETH di Zurigo). Grazie allo
sviluppo di un programma per una raccolta e un'elaborazione più pratiche
dei dati misurati in questi dispositivi, saranno possibili delle considerazioni
sulle loro caratteristiche elettro-termiche. È stato creato, inoltre, un algo-
ritmo per l'estrazione della resistenza termica la cui validità verrà confermata
attraverso delle simulazioni e che sarà utilizzato per tracciare l'andamento
della resistenza in funzione dell'innalzamento della temperatura interna: un
tipo di analisi che non è stata ancora ampiamente condotta in letteratura.
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Chapter 1
Introduction
The issue of thermal spreading resistance as a major limit for the operating
speed of electronic devices is no new problem, since it was already envisioned
by R. Keyes in 1969 [1]. At that age, the size of devices was not yet so small
to achieve high performances in terms of speed and power and the junction
thermal resistance was negligible compared to the total thermal resistance.
Modern devices, however, have almost reached the physical limits foreseen
by G. Moore and the rise of temperature inside the devices generates ever-
growing concern, since it limits performance and reliability of devices, and
ultimately of all the radio-frequency circuits (RFICs) that integrate them.
It is important to accurately measure and predict temperature rise phe-
nomena, in particular self-heating, which is dominant, in analogue circuits,
over thermal coupling and rise due to chip-package-ambient thermal impedances.
This is important for a reliable characterisation of these devices' performance,
which is temperature-dependent at steady-state. Furthermore, at high cur-
rent densities, the proportionality between the temperature rise and the dis-
sipated power cannot be considered as direct, thus making the predictability
of their behaviour even more troublesome.
In Chapter 2, a general overview of the devices and their applications
in the radio-frequency (RF) domain is carried out. The importance of the
so-called terahertz gap is outlined, along with the devices which are able
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to ﬁll this sector of electronics. Those are high electron mobility transistors
(HEMTs) and heterojunction bipolar transistors (HBTs) with excellent po-
tential for high-speed, high-power RF applications. The latter will be the
subject of this study. Their strong points and the ﬁgures of merit for high-
frequency (HF) operations will be described.
We will go deeper in the description of the technology, brieﬂy explaining
the production process, the motivation of their speciﬁc use and the diﬀer-
ence between them, in their structure, performance and applications. Two
diﬀerent typologies of compound semiconductors are taken into account, a
technologically mature Si-based HBT (Si/SiGe:C) and advanced InP-based
HBTs (InP/InGaAs and InP/GaAsSb), provided by STMicroelectronics, III-
V Lab and the Federal Institute of Technology in Zurich (ETH).
A pulsed measurement-lead evaluation of self-heating will be discussed in
Chapter 3, since that kind of measurement allows quasi-isothermal measure-
ments. To do so, a graphical user interface (GUI) has been implemented on
the Integrated Circuit Characterization and Analysis Program (IC-CAP) by
Keysight (see Fig. 1.1) in order to remotely control  via a GPIB connec-
tion  the Keithley automated system for I/V and pulsed-I/V measurements
(Keithley 4200-SCS) and retrieve data.
The measures are eﬀectively accomplished by a semi-automatic probe
station, which, together with the pulsed measurement system, is part of the
NANOCOM platform of the IMS Laboratory of the University of Bordeaux,
which is dedicated characterise, model, and extract the fundamental param-
eters of RFICs [2] (see Fig. 1.2).
Pulse characteristic and bias deﬁnitions, as well as practical data manip-
ulation via IC-CAP and storage are eﬀectively implemented for a number
of DC pulsed measurements on bipolar transistors and FETs. Thanks to
this new software set-up, pulsed measurements will be quickly visualized
and analysed for all the aforementioned technologies, and geometries will be
compared.
Transient-I/V measurements will be studied to provide a good approx-
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Figure 1.1: The IC-CAP interface used to retrieve pulsed measurements.
Figure 1.2: The part of the NANOCOM platform which served for the mea-
surements in this thesis.
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Figure 1.3: (a) Large-signal HICUM/L2 equivalent circuit. (b) Adjunct
single-pole network for self-heating.
imation of some of the parameters of the devices, both electrical (the base
resistance) and thermal (the thermal time constant), as well as giving an
opportunity to analyse the measurement process in detail.
Then, in Chapter 4, classic DC measurement will be considered to extract
the thermal resistance RTH with an intuitive and practical method and its
dependence on the temperature rise inside the device will be shown.
The extraction method has been fully implemented on IC-CAP and can
automatically retrieve pairs of RTH −Tj values. It will be validated by using
HICUM Level 2 [3], a circuit model (see Fig. 1.3) implemented in Verilog-A
over many years of research on SiGe and InP HBTs.
RTH will be extracted as an example for some of the geometries of our
devices, and the thermal resistance of our InP-based devices, of which we
did not dispose of the compact model, will be compared to the Si-based, to
understand how diﬀerently the eﬀect of self-heating impacts on these tech-
nologies.
In Chapter 5, the measurement perspectives given by the S-parameters
extracted with a network analyser will be mentioned. Finally, in Chapter 6,
conclusions will be drawn.
4
Chapter 2
General Outline
2.1 Millimetre and Terahertz Radiation
Fig. 2.1 shows a representation of the electromagnetic spectrum where the
bands are shown as a function of frequency, wavelength and energy. At
the lower end of the picture is the radio spectrum, a region of frequency
 from few kHz to few GHz  where classical radio systems usually work
(FM, AM, cellular radio, etc. . . ). The other side is the domain of optical
radiation bands  around 1013Hz  and it extends up to gamma rays  up
to 1021Hz. Optoelectronics deals with light considered as both visible and
invisible radiation (photodiodes, lasers, optical ﬁbers, etc. . . ).
Millimetre waves (also abbreviated as mmW or MMW ) and terahertz
radiation (also called submillimetre radiation and abbreviated as T-ray or
Figure 2.1: The electromagnetic spectrum (after [4]).
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Figure 2.2: Captured 0.6-THz image of a postal envelope, revealing its hidden
oﬃce supplies (such as paper clips, tape and candy bars). (after [6]).
simply THz) cover the region of the spectrum from microwave to optical
frequencies, the so called terahertz gap. More speciﬁcally, the range for
the millimetre band is 30− 300GHz (30− 300 · 109Hz or equivalently λ =
1 − 10mm), while the range for the terahertz band proper is 300GHz to
3THz (0.3 − 3 · 1012Hz or equivalently λ = 100µm to 1mm) [5]. This
regime carries a lot of the beneﬁts of both sides: like radio waves it can
penetrate objects and walls, but it has wider bandwidths, and like visible
light it has very short wavelengths which give very precise measurements
and high quality images (Fig. 2.2).
At the radio side of the spectrum we typically use electronic devices and
the power available decreases at higher frequency; while for the upper side
of the spectrum photonic devices are used in which the energy per photon
decreases at lower frequencies, and so does the available power for these
devices. A growing number of devices can now reach enough power while
working in the millimetre and terahertz regions and the systems that imply
them become more and more scaled, powerful and aﬀordable. This is due to
an evolution of the semiconductor technologies.
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There are some unique speciﬁcations that make terahertz waves attrac-
tive for the scientiﬁc community. To stimulate a transition between energy
states in order to measure the spectrum of molecules (e.g. in the gas state),
rotational and vibrational frequencies are considered. Many of those lie in
the millimetre and submillimetre region, making terahertz spectroscopy a
valuable tool for non-invasive chemical identiﬁcation. Also, many optically
opaque materials are more transparent to terahertz frequencies, and this al-
lows to see through these objects and access environments that are usually
inaccessible. Terahertz wave energy is much less than X-rays and even op-
tical waves (photons at 1THz have an energy of just 4.1meV [6]). As a
result, they are non-ionizing, non-destructive, and they can be used for dif-
ferent medical imaging and sensing applications, as they have less chances of
damaging tissues and causing destruction in products.
fT and fmax are two fundamental ﬁgures of merit for designing high fre-
quency circuits (they will be considered later in this work), but in systems
where high-frequency components  like HBTs  are used, they do not pro-
vide an exhaustive characterization of the overall circuit. Ampliﬁer noise
ﬁgure, oscillator phase noise, linearity and output power are to be taken into
account when designing such circuits, of which the actual working frequency
will be reduced. However, when employed in circuits based on subharmonic
mixing, they enable applications operating at more than 1THz with decent
output power [6].
2.1.1 Some Applications
The electronic devices that can reach such high frequencies and high pow-
ers are mainly used to fabricate monolithic microwave integrated circuits
(MMICs) that perform the function of power ampliﬁers, low-noise ampliﬁers
(LNAs), ﬂash ADCs and voltage-controlled oscillators. It has already been
mentioned that the panorama of possible applications is vast.
For example, in medical imaging, a skin cancer image obtained by a THz
camera gives better contrast compared to classical optical imagining because
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of the strong absorption by water at these speciﬁc wavelengths. Also, in
many early stages of organic material decay when physical damage has not
happened yet, classical imaging cannot see any kind of erosion even if actually
a transformation is happening. Though since this decaying material has a
diﬀerent water content, THz waves prove to be reliable in detecting them.
Like in the commonly experienced airport security screenings, which al-
low to ﬁnd potentially dangerous carried objects by seeing through clothing
and luggage, many screenings can be made by devices working at millimetre
waves. By extending these technologies to higher frequencies, it can be pos-
sible to take higher resolution images  even from a large distance  by also
applying higher powers.
In the pharmaceutical industry, there are two main issues tied up with
medicine production. When a capsule is produced, for instance, one wants to
make sure that the right thickness of coating is used because this will aﬀect
how long it takes to the drug to be released into the body. Terahertz is good
in both penetrating the capsule enough to measure the thickness and at the
same time preserving its contents. The other problem is that the chemical
inside the drug tends to crystallize in diﬀerent forms, which again aﬀects
its solubility in water and its release time into the body, and with many
classical chemical sensors one is not able to sense that. However, terahertz
can identify diﬀerent rotational and vibrational frequencies of molecules and
therefore spot in a non-invasive way if there are wrong crystalline forms.
For industrial quality control, there exist many applications to see if the
right thickness of a material is used. In food industry, it's possible to deter-
mine if crops and grains quality is good and if they are fresh.
In safety systems for automotive, many radars are needed to accurately
track the movement of objects all around the vehicle, opening the way to fully
autonomous cars with cameras able to detect obstacles and moving objects
under poor visibility and with a quick response. Millimetre waves circuits
compose radars, as well as wireless and optical transmitters, blazing a trail
to ﬁfth generation (5G) and Internet of Things (IoT) networks.
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Though, the very ﬁrst type of application where terahertz waves were
applied was space and atmospheric studies: THz sensors have been ﬂying for
years now within Earth-observing satellites to detect speciﬁc spectral lines
of gases which determine the health of the Earth atmosphere and the ozone
layer. Nevertheless, these satellites are carrying very large and heavy lasers;
by imagining to develop even more these technologies in the future, one will
get more compact and more performing sources to ﬁt in a single satellite.
2.2 Bipolar Transistors
Even if the usage of MOSFETs in the industry of semiconductors is predom-
inant nowadays, bipolar transistors have been vastly used in the past and
thanks to improvements in bipolar technologies, they are currently maintain-
ing and extending their predominance in many circuit applications, notably
in high-speed performing systems.
The bipolar structure provides several natural advantages, such as: a
short transit time for electrons ﬂowing from emitter to collector (higher cut-
oﬀ frequency); higher output current due to electron ﬂowing through the
entire emitter area  not just a channel ; direct control of the output current
through the input voltage leading to high transconductance; turn-on voltage
independent of size; possibility of working either with high and low currents
without experiencing considerable delays [7].
In Fig. 2.3 the energy-band diagram of a BJT along the direction of
the electrons' travel is shown. Its conﬁguration shows the forward active
mode, that is the emitter-base junction (EBJ) is forward biased while the
base-collector junction (CBJ) is reverse biased. In this way, electrons can
surmount the EBJ barrier potential and they are swept through the CBJ by
the strong electric ﬁeld inside the space charge region (SCR).
The input voltage leads to a ﬂow of holes into the base, mainly composed
by holes recombining in the base region (typically small) and holes ﬂowing
to the base-emitter depletion region and emitter  we assemble them a single
9
Figure 2.3: Energy-band diagram of a npn homojunction bipolar transistor.
component, IpE  where they recombine.
The current gain of a bipolar transistor is calculated as follows [8] [7]. For
this calculation, the SCR widths are neglected. The excess concentration of
minority carriers (in this case, electrons in the p-doped base) at the EBJ
interface (in Fig. 2.3, at x = 0) is
nB(x = 0) = nEo exp
(
−q Vbi
kT
)[
exp
(
q VBE
kT
)
− 1
]
(2.1)
where nEo is the emitter free-electron concentration (it corresponds to the
emitter n-type dopant concentration), and Vbi is the built-in voltage. q is the
elementary charge value, k is the Boltzmann constant, T is temperature in
kelvin, VBE is the applied bias. This expression could be written
nB(0) =
n2i
pBo
[
exp
(
q VBE
kT
)
− 1
]
(2.2)
by exploiting the law of junction. ni is the intrinsic concentration of carriers
and pBo is the base free-hole concentration.
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We can also write that same equation in a diﬀerent way. We want to
highlight the conduction band energy diﬀerence between the quasi-neutral
emitter and base regions, whether a bias is applied or not (see Fig. 2.3). So
we deﬁne ∆Vn in order to approximate Eq. (2.1) as
nB(0) ' nEo exp
(
−q∆Vn
kT
)
(2.3)
In the base region, the electron density of current main component is the
diﬀusion one, which is given by a gradient of concentration
JnB = qDB
dnB(x)
dx
(2.4)
where DB is the diﬀusion coeﬃcient in the base. Since the base is short
we can also approximate the minority concentration proﬁle with a linear
decreasing trend
dnB(x)
dx
' −nB(0)
WB
(2.5)
where WB is the base width, which approximates the diﬀusion length of
minorities in the base, LB ' WB. Given also that the number of electrons
recombining in the base is low, so that JnB ' JnC , we can combine Eq. (2.3)
and (2.4) and obtain
IC = −InC = AE q DB nEo
WB
exp
(
−q∆Vn
kT
)
(2.6)
where AE is the emitter area. We can write IC in its well-known form by
using Eq. (2.2) as the starting point, thus obtaining
IC = Is
[
exp
(VBE
VT
)
− 1
]
(2.7)
where Is is the subthreshold current and VT = kT/q is the so-called thermal
voltage.
Considering the hole current, which is composed of two components, we
approximate as: IB ' IpE. The component of holes ﬂowing to the emitter
will be similar to IC , with coeﬃcients referring to the emitter instead of the
base
IpE =
AE q DE pBo
LE
exp
(
−q∆Vp
kT
)
(2.8)
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where all the coeﬃcients are analogous as before, pBo is the base free-hole
concentration (it corresponds to the base p-type dopant concentration) and
∆Vp is the valence band energy diﬀerence between the quasi-neutral emitter
and base regions as shown in Fig. 2.3.
By isolating IC , we get
IB = IC
(DE
DB
· pBo
nEo
· WB
LE
)
exp
(∆Vn −∆Vp
VT
)
= IC
1
k
exp
(∆Vn −∆Vp
VT
) (2.9)
where κ has been deﬁned as
k =
DB
DE
· nEo
pBo
· LE
WB
and takes into account all the contributes due to the diﬀusion of carriers, the
concentration and the geometry.
Finally, the current gain βF is deﬁned as the ratio between the two cur-
rents, namely βF = IC/IB. Eq. (2.6) and (2.9) yield
βF = k exp
(∆Vp −∆Vn
VT
)
= k exp
(∆Eg
q VT
) (2.10)
where ∆Eg = EgE −EgB = q (∆Vp−∆Vn). So this is the diﬀerence between
the energy gaps of base and emitter (Fig. 2.3). Some general considerations
can be done.
Firstly, the ratio between nEo and pBo is to keep high, in order to main-
tain k high, or equivalently get high current gain. So that is why for a Si
homojunction transistor, for example, emitter doping levels of 1020 cm−3 and
base doping levels on the order of 1017 − 1018 cm−3 are typically used. Fur-
ther, Eq. (2.10) motivates why the base width is kept thin: k increases for
small WB. Though the strongest dependence of βF stems from the argument
of the exponential, ∆Eg. In a classical BJT (homojunction transistor) the ef-
fective diﬀerence between bandgaps is approximately zero, but it can even be
a small negative value [7]. Because of the heavy doping of the emitter, it has
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been proved both theoretically and experimentally [9] that the bandgap on
the emitter side even shrinks according to the emitter doping concentration
and the gain is reduced. HBTs can provide a positive bandgap diﬀerence, as
we will discuss in the following.
Breakdown Mechanisms
The breakdown is an uncontrolled rapid rise of the current through a junction
when a voltage higher than a threshold value is applied as inverse bias. The
net eﬀect is to limit the maximum supply voltage we can use for a bipolar
transistor, therefore having a huge impact on performance. There are two
breakdown phenomena that usually occur in BJT junctions: breakdown for
tunnelling and impact ionization.
They usually both happen at the two junctions of a transistor, but in
diﬀerent moments. So, while breakdown for tunnelling is the predominant
mechanism at the EBJ, since the two edge-regions are highly doped and
electrons might ﬂow from one side to another if the depletion region is small
by surpassing the energy barrier, impact ionization is predominant at the
CBJ. Also, in active mode, only the CBJ is inverse biased while the EBJ is
forward polarized, so this mechanism is the one which prevails.
When VCB > BVCBO, the electric ﬁeld in the SCR between base and col-
lector is so high that electrons are carried with such an energy to impact with
the crystalline lattice. When one electron impacts, a electron-hole couple is
created: the two electrons keep going to the collector, while the hole is swept
to the base. The electrons may impact again with the lattice, thus provoking
the avalanche eﬀect.
In Fig. 2.4 is shown how breakdown manifests itself. In the common-
base conﬁguration (a) the breakdown occurs at a well-deﬁned voltage and
the current coming from the emitter has little eﬀect on the breakdown, while
in the common-emitter conﬁguration (b) the breakdown voltage BVCEO <
BVCBO is not as sharp as before and the increase in hole current due to
impact ionization reﬂects on an increase of the emitter current which ﬁnally
13
(a) Breakdown as seen in the common
base conﬁguration
(b) Breakdown as seen in the common
emitter conﬁguration
Figure 2.4: Breakdown in diﬀerent conﬁgurations (after [10]).
Figure 2.5: Typical second breakdown characteristic (after [10]).
yields to a runaway of IC [10].
Especially in high current devices, once the ﬁrst breakdown has happened
as described so far, the junction is downgraded and if the current keeps rising.
Electrons concentrate in particular spots, and a second breakdown may be
activated due to local thermal heating, making silicon melt and destroying
the transistor forever (Fig. 2.5).
These two mechanisms limit the transistor safe operating area (SOA)
(darker line in Fig. 2.6) namely the values of the (VCE, IC) couples allowed
in order to operate with the device. Two anticipating considerations can
14
Figure 2.6: Typical safe operating area curve (after [10]).
be done. First, the SOA depends on geometry and fabrication processes.
Processes that tend to boost the HF performances of HBTs also tend to
decrease the area. Secondly, as it is clearly shown in Fig. 2.6, when biased
by pulsed voltages, the device SOA extends.
2.2.1 Heterojunction Bipolar Transistor (HBT)
The idea of bandgap engineering dates back to the 1950s and was ﬁrst con-
ceived by Shockley and Kroemer [11]. They notices that a dramatic im-
provement of the current gain in bipolar devices could have been achieved
by creating a much wider bandgap for the emitter compared to the base.
However, the technology of heterojunction bipolar transistors (HBTs) was
developed decades later and this delay was due to the struggle in dealing
with contacting interfaces from diﬀerent materials free of defects and imper-
fections, which usually come along with lattice mismatch.
In our study on BJTs, Eq. (2.10) showed how the current gain is aﬀected
by a possible bandgap diﬀerence. In heterojunctions, the change in energy
gap is made of two steps that arise at the conduction band and valence band
respectively, that is ∆Eg = ∆Ec + ∆Ev (Fig. 2.7).
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Figure 2.7: A spike appears in the emitter-base heterojunction when diﬀerent
materials are put into contact (after [12]).
By working on the association of materials in HBTs, ∆Eg is typically
chosen to be greater than 250meV and βF is 104 times greater than the
homojunction case for the same doping proﬁle. A higher level of doping
of the emitter compared to the base is no longer necessary; instead, pBo
can be risen up to 1020 cm−3, thus reducing the base resistance. High gain
and narrow base are still maintained. Similarly, nEo can be reduced, thus
increasing the SCR on the emitter side and equivalently reducing the emitter
junction capacitance [7].
Putting in contact regions with diﬀerent bandgaps gives rise to discon-
tinuities between the conduction bands and the valence bands as shown in
Fig. 2.7. We can see that a spike may appear in front of the path of the
electrons ﬂowing from emitter to base (for example in some III-V materials),
eventually reducing the injection eﬃciency of the carriers (abrupt junction).
Grading the junction over several hundreds angstroms may solve this issue.
Fig. 2.8 shows what happens if we extend the concept of heterojunctions
to the CBJ too and we increase the collector bandgap. When the CBJ is
forward biased (saturation mode), fewer holes ﬂow from the base into the
16
Figure 2.8: Single heterojunction transistor (at the left) and double hetero-
junction transistor (at the right) (after [12]).
collector and storage in the collector decreases, resulting in a quicker turn-
oﬀ of the device. In the case of double heterojunction transistors, grading
becomes mandatory in order not to suppress collector current [7].
High Frequency Performance
Two are the main ﬁgures of merit for high frequency transistor performance:
current-gain cutoﬀ frequency fT and the maximum frequency of oscillation
fmax [7].
The cutoﬀ frequency is deﬁned as the highest frequency at which the
transistor current gain is equal to one, or more precisely, the frequency at
which the incremental current gain equals one [7]. The incremental gain is
not constant over frequencies, we can approximate its behaviour to a ﬁrst-
order system, so that, at high frequencies, from the deﬁnition of the cutoﬀ
frequency,
∣∣∣diC/diB∣∣∣ ·ω = 1 ·ωT . From the well-known equivalence ω = 2pif ,
we can rewrite as ∣∣∣∣diCdiB
∣∣∣∣ = 2pifT2pif =⇒
∣∣∣∣ diCdqB 1j2pif
∣∣∣∣ = fTf (2.11)
where dqB is the base charge associated with an increment of the input voltage
and diC is the collector current associated with an increment of the input
voltage as well. The cut-oﬀ frequency fT is linked to the emitter-to-collector
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transit time, τEC being
τEC =
1
2pifT
=
dqB
diC
where the last equation follows from Eq. (2.11).
A more rigorous deﬁnition of the emitter-to-collector transit time states
that it must be composed of the delays associated with the excess minority
carrier charge in the neutral emitter, the emitter-base depletion region (very
small and neglected), the neutral base, the collector-base depletion region and
the delay to account for charging the base-collector capacitance, respectively
τEC = τE + τB + τCBD + τCBC
τE is mainly associated with holes that are stored in the quasi-neutral
emitter Qp =
∫
p(x)dx. When designing HBTs, the emitter depthWE should
be as small as possible and the emitter doping as high as possible to maintain
τE low.
The base transit time is deﬁned as
τB =
Qn
IC
where Qn is the total charge due to minorities (electrons) in the base. The
total charge can be found thanks to the same linear approximation of the
minorities proﬁle in the base as Eq. (2.5). In fact, it is the area subtended
by this proﬁle. Hence, it is given that
Qn = AE q
nB(0)WB
2
which yields
τB =
W 2B
2DB
(2.12)
Eq. (2.12) shows a second-order proportionality between τB and WB, there-
fore explaining why it is essential for high-speed bipolar transistor to come
with very small base widths.
τCBD is the time in which electrons travel across the collector-base SCR
by drift. The electric ﬁeld is very high so the electrons reach their saturated
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velocity almost immediately. An expression of proportionality for τCBD is
τCBD ∝ WCBD
vsat
where WCBD is the collector-base depletion region width and vsat is the elec-
tron saturation velocity. An increased base doping reduces the space-charge
width thus improving τCBD.
τCBC is the RC time constant for charging the base-collector capacitance
following to an incremental change of dvBE, and it is found to be
τCBC = CBC
(
RE +RC +
kT
qIC
)
where CBC is the base-collector depletion capacitance and the resistances cor-
respond to the emitter and collector. The last term is a dynamic resistance.
This last term shows a dependence of fT on the collector current: at low col-
lector currents, fT rises as IC rises (or equivalently, τCBC falls). Then, τCBC
becomes small compared to the other delays and reaches a plateau value
fTMAX =
1
2pi (τE + τB + τCBD)
At very high collector current, fT rapidly falls due to high current eﬀects
(Kirk eﬀect).
fmax is the frequency at which the maximum available power gain Gp of
the transistor drops to 1, but can also be deﬁned as the highest frequency
an oscillator made with a particular device can achieve, thus explaining its
name. For high frequencies, its dependence from frequency is of the kind of
Gp '
(
fmax
f
)2
and for bipolar transistor we can approximate fmax by the following formula
[8]
fmax =
(
fT
8piRBCBC
)1/2
(2.13)
where RB is the base resistance and CBC the base-collector capacitance.
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As we can clearly see from Eq. (2.13), the great decrease of the base
resistance in HBTs mirrors on a higher fmax, which is made even bigger by
the overall increase of fT as well due to the decrease of τE and τCBD for these
devices.
In order to reduce the transit time τB in the base too, a graded base can
be made. The thickness of the base bandgap reduces itself gradually from
emitter to collector producing an energy gradient. This gradient generates
a quasi-electric ﬁeld that drives electrons by drift as well as diﬀusion. A
formula of τB that takes into account the base grading is
τB =
W 2B
η DB
with η being a correction parameter (η = 2, no grading; η = 4, very high-
graded base).
In practice, parasitic impedances will aﬀect performance by limiting the
operation of analogue circuits and slowing the switching of digital circuits.
One might try with thinning or doping the collector to obtain higher speed,
but this comes with a trade-oﬀ on the breakdown voltage, that become un-
acceptably low for many applications.
The Kirk Eﬀect
Let's focus on the intrinsic ideal bipolar device that we have discussed thus
far. The analysis made is based upon the hypothesis of low injection which
usually well approximates the behaviour of classical BJTs but no longer
proves correct when devices like HBTs are more heavily biased in their ac-
tive mode. High injection essentially describes a situation when the excess
of carrier is comparable to the dopant concentration, for instance where the
dopant atoms density is low. This happens mostly in the collector region of
HBTs. The collector is lightly doped to reduce the breakdown voltage in the
CBJ and the Early eﬀect, thanks to the depletion region extending across
the collector.
So, ideally the base minority carriers (electrons) are swept across the SCR
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Figure 2.9: Negative electric ﬁeld as a function of distance for various collec-
tor currents (after [8]).
toward the collector at inﬁnite velocity but in a real situation and with high
currents, a ﬁnite density of carriers appears in the SCR. The charge proﬁle
inside the SCR is modiﬁed because electrons sums up to the negative charge
of ﬁxed ions in the base side of the SCR and reduce the positive ﬁxed charge
in the collector side of the SCR, but since the voltage across the region is
constant, so is the integral of the electric ﬁeld: the depletion region width
decreases at the base side, and increases at the collector side. So the short
quasi-neutral base extends.
When the electron current rises any further, up to Nepi = Jc/qvs where
vs is the saturation velocity and Nepi is the dopant concentration in the
lightly-doped collector epitaxial layer, charge neutrality imposes that a pos-
itive charge appears in the n+-type subcollector. The electric ﬁeld extends
all the way across the epitaxial layer, because its integral is still to stay the
same. If more current ﬂows, the charge inside the depleted epi-layer will be
overall negative and the ﬁeld will rise in the proximity of the subcollector
(Fig. 2.9).
The eﬀective width of the base layer equals the width of the base and
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epi-layer, which increases the transit time substantially, thus both reducing
the current gain and degrading the frequency response of the system  in
brief, the cutoﬀ frequency.
2.2.2 Si-based and III-V HBTs
Existing semiconductors can be divided into two categories: elemental and
compound semiconductors. Among the ﬁrst group are germanium and sili-
con. Because of its diamond-like lattice structure and some interesting prop-
erties, like high electron mobility, germanium was one of the ﬁrst semiconduc-
tors applied for early transistors. Nevertheless, silicon has a bigger bandgap
(1.12 eV versus 0.67 eV ), showing less intrinsic-carriers growth with temper-
ature, so it is nowadays mainly used in the semiconductor industry. But still,
germanium has been widely applied in the last decades in compounds.
Compound semiconductors are materials exploited for bandgap engineer-
ing in devices like HBTs. Those can be alloys of elemental materials, like
SiGe, or alloys formed by elements from two diﬀerent groups of the periodic
table, like III-V compounds (GaN, GaAs and InP).
SiGe HBTs
In a SiGe HBT, the base p-type semiconductor is composed of an alloy of sil-
icon and germanium Si1−xGex, x being the atomic percentage of germanium
in the alloy. The electron aﬃnity of SiGe is similar to that of Si, so that the
conduction band discontinuity is small, or equivalently we can substitute in
Eq. (2.10) ∆Eg with ∆Ev, the diﬀerence between the levels of the valence
bands. SiGe HBTs have achieved an average percentage of germanium of
x = 0.2, resulting in ∆Ev = 200meV [7].
From the carriers point of view, the Fermi level in the p-type base is closer
to vacuum in HBTs than it is in homojunction BJTs. This means that the
displacement of conduction bands when the two regions are in contact is less
for heterojunctions, hence the barrier for electrons is lower than in the EBJ
of BJTs (Fig. 2.10) [8].
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Figure 2.10: Diﬀerent displacement of the conduction band in BJT and SiGe
HBT (after [13]).
When the EBJ is created, dislocations may form because the lattice con-
stant of the alloy is over 4% larger than that of Si, but as seen in [14], if a crit-
ical strained-layer thickness is respected by limiting the dose of germanium,
the misﬁt adjusts itself elastically and no defects appear (pseudomorphic
growth). The bandgap of SiGe is usually several tenths of an electron-volt
smaller than that of Si, but pseudomorphic growth makes it even smaller. In
fact, SiGe is now considerably strained and this has a beneﬁcial eﬀect on the
transistor properties by further reducing the bandgap of SiGe.
If HBTs are built at low temperatures, dislocations due to incoherently
strained layers tend to be less, using the same germanium fraction. This
is why for the fabrication process, molecular beam epitaxy (MBE), which
allows pseudomorphic growth at relatively low temperatures, is preferred.
Other deposition methods are chemical vapour deposition (CVD) and rapid
thermal chemical vapour deposition (RTCVD), which allows selective epi-
taxial growth (SEG) on patterned regions. In Fig. 2.11 an example of SiGe
HBT structure is presented, the Silicon-On-Insulator technology being ap-
plied. SiGe HBT processes a huge advantage over the III-V HBTs in that
the fabrication is more mature and SiGe HBT can be fabricated with the
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Figure 2.11: A UK consortium's platform SOI Si/SiGe/Si HBT device archi-
tecture (after [15]).
existing CMOS technology with only few more steps needed.
BiCMOS technology (Bipolar Complementary Metal Oxide Semiconduc-
tor) integrates in the same device both a classical CMOS technology and a
bipolar transistor, taking advantage of the properties of the two technologies
[16]:
• low power consumption (from CMOS)
• very good analogue ampliﬁer (the CMOS gives high input impedance
while the bipolar makes output impedance low)
• low variability in electrical parameters to temperature and process vari-
ations
• high current gain (from bipolar), making it suitable for long-lasting
remote applications, for example
• higher packaging density for logic (from CMOS)
• in a series conﬁguration, its total capacitance is low (almost as much as
the bipolar), this leading to better frequency performance as a broad-
band ampliﬁer or high switching speed in digital applications
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• good fan-out, i.e. it can drive high capacitance load with reduced cycle
time (no buﬀers needed, unlike CMOS)
• latch-up invulnerability
The main drawback is their high complexity in fabrication thus high costs,
with respect to pure CMOS technology.
InP HBTs
InP-based HBTs use indium phosphide (InP) as main component and some
materials which are lattice-matched to InP [7][12]. In the following, the
emitter of our devices will be made of InP; the base will have therefore
a shorter bandgap to exploit the properties of heterojunctions. Several
ternary alloys can be used as the base, such as In0.52Al0.48As (indium alu-
minium arsenide, InAlAs), In0.53Ga0.47As (indium gallium arsenide, InGaAs),
GaAsxSb1−x (gallium arsenide antimony, GaAsSb). InGaAs and GaAsSb
will be considered in this work. InGaAs has Eg = 0.75 eV , GaAsSb has (on
average) Eg = 0.72 eV [17], while InP has a bandgap Eg = 1.35 eV . This re-
markable bandgap diﬀerence provides an orders-of-magnitude higher current
gain than any other solution.
The collector can be of the same material of the base (single heterojunc-
tion, SHBT) or another compound (double heterojunction, DHBT). SHBTs,
like the one in Fig. 2.12, show higher CBC and low breakdown voltage at
high current densities, so to overcome that, the idea of a DHBT has been
implemented.
InP-based HBTs exhibit many attractive properties. For instance, In-
GaAs has a 9-times-higher electron mobility than elemental Si, and 1.6-times-
higher than GaAs, an alternative III-V compound for HBTs; in such a way,
higher fT values are reached. The InGaAs base has smaller bandgap in InP
HBTs with respect to pure silicon and both SiGe and GaAs HBTs. Also, InP
substrate provides twice the thermal conductivity of GaAs, allowing chips
to operate at lower temperature by maintaining the same power dissipation,
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Figure 2.12: Cross-sectional view of an InP/InGaAs/InGaAs HBT (after
[18]).
thus extending the device lifetime.
InP/InGaAs HBT provided for many years very good HF performance,
but there is one fundamental drawback, that is the presence of a disconti-
nuity (spike) along the path of electrons, both at the EBJ and at the CBJ
in a DHBT at zero bias. This spike originates from the diﬀerent electron
aﬃnity χ of InGaAs, χInGaAs > χInP , that leads to a negative discontinuity
of the conduction band ∆Ec = q(χInP − χInGaAs). This kind of heterojunc-
tion is called type-I [19]. EBJ grading can be done to take advantage of a
smaller turn-on VBE thus smaller power consumption; if the conduction step
is kept, on the other hand, hot electrons can enter the base region with higher
energies, thus reducing base transit time considerably.
Another type of HBT is the type-II, which is the case of the InP/GaAsSb
heterojunction. The situation here is diﬀerent since no spike is ever origi-
nated because χGaAsSb < χInP and so ∆Ec > 0. The drawback now is that
the electron ﬂux is not facilitated any more and fT might fall. However,
∆Ev > ∆Ec means that the holes are more bounded to the base region and
consequently the current gain will rise as well as the breakdown voltage, while
the turn-on voltage will drop. A pictorial comparison between the two HBT
types and their band diagrams is made in Fig. 2.13.
Handling solid phosphorus is a hard task and this is the reason why InP is
26
(a) Type-I InP/InGaAs/InP
(b) Type-II InP/GaAsSb/InP
Figure 2.13: Band diagram comparison (after [19]).
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diﬃcult to grow with conventional MBE; gas-source MBE (GSMBE) provides
a gas source for group V material and solves this issue.
2.2.3 Technology Under Analysis
In brief, their intrinsic characteristics ensure that III-V devices dominate over
Si-based technologies because of the lower carrier mobility in silicon. They
can reach higher frequency performance for a given BVCBO. Nevertheless,
advance in Si technology, growing demand for reliable RFICs, lower manu-
facture costs and much easier integration have made SiGe HBTs competitive
in mmW applications.
STMicroelectronics's SiGe:C BiCMOS
In this work, the 55nm SiGe:C BiCMOS (BiCMOS055, or B55 for short)
by STMicroelectronics will be studied [20] [21]. ST's BiCMOS combines a
CMOS and a NpN SiGe HBT, the architecture of which has been developed
through generations from the early single-polysilicon quasi self-aligned archi-
tectures to modern double-poly fully self-aligned  which technology is used
for the B55 too. Owing to their digital density 5 times higher than previous
130nm technology, B55 well serves optical, wireless and high-performance
analogue applications.
B55 is based on a 55nm triple gate CMOS platform (55nm being the
average distance between identical features in an array of memory cells
made with this technology), featuring both Low Power and General Pur-
pose CMOS. This SiGe HBT has an extrinsic collector module (deep trench,
sinker and buried layer) and it features the double-poly self-aligned architec-
ture with selective epitaxial growth (DPSA-SEG) of the boron-doped SiGe:C
base (C hinders boron diﬀusion) which provides the self-alignment of the
emitter with the base (Fig. 2.14-a) and it is inserted in the fabrication pro-
cess between gate polysilicon deposition and gate patterning of CMOS to
reduce the total amount of thermal energy transferred to the CMOS dur-
ing elevated temperature operations. The HBT (Fig. 2.14-b) comes in three
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collector ﬂavours, with diﬀerent fT × BVCEO trade-oﬀs: High Speed (HS),
Medium Voltage (MV) and High Voltage (HV). The back-end (made of 8
copper layers and an aluminium cap, Fig. 2.14-c) is fully compatible with
CMOS and provides enhanced mmW performance [17].
fT and fmax rises are obtained thanks to the higher collector current
densities and reduced parasitic resistances and capacitances allowed by the
vertical and lateral scaling of transistors. In Fig. 2.15, we can observe such
an improvement from older technologies notably at relatively high collector
current density, with HF performance standing out for B55. Then the per-
formance is degraded by heavy injection eﬀects. By increasing fT and fmax,
the collector-emitter breakdown voltage consequent reduction points out the
need for a trade-oﬀ. However, the fT × BVCEO of B55 is the highest of all
ST's BiCMOS.
While the early 90nm BiCMOS technologies featured HBTs with HF
performance that reached (fT , fmax) = (130, 100)GHz [22], measured results
for the SiGe HS HBT in B55 prove a better HF behaviour, the couple of
values being (fT , fmax) = (326, 376)GHz. Measured HF ﬁgures of merit,
collector current and breakdown voltages are all listed in Fig. 2.16.
In this thesis, diﬀerent device geometries will be considered. The reference
transistor is a HS 0.2 · 5µm2 while several other combinations of emitter
lengths/widths will be studied, such as WE = 0.3, 0.45µm and LE = 1, 3,
10µm.
III-V Lab's InP/InGaAs DHBT
The type-I NpN double heterojunction bipolar transistor InP/InGaAs/InP
by III-V Lab is the ﬁrst of the two InP-based HBTs we consider [23]. Our
measurements have been carried out on a wafer which represents an improve-
ment on the technology applied by III-V Lab since their early InP/InGaAs
HBTs. An In-rich InGaAs emitter cap which provides low contact resistiv-
ity, base growth optimization for static current gain increase and 35 % base
resistance reduction are among these technological enhancements.
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(a) HBT structure made by DPSA with SEG
(b) TEM cross-section of a 0.1×4.9µm2
HS SiGe HBT (zoom in on Emitter and
Base regions)
(c) SEM cross-section showing main de-
vices and back-end up to Metal 8
Figure 2.14: BiCMOS055 by STMicroelectronics (after [20]).
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Figure 2.15: Evolution of fT and fmax vs. collector current density in STMi-
croelectronics SiGe BiCMOS technologies (after [21]).
Figure 2.16: Measured results of NpN SiGe HBT available in B55 (after [20]).
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Figure 2.17: TEM view of an hexagonal III-V Lab HBT (modiﬁed after [19]).
This structure is composed by two heterojunctions, the emitter and the
collector are made of InP, while the base is a lattice-matched InGaAs alloy.
The base is highly C-doped. The layers beneath the emitter and collector
ohmic contacts are highly doped as well. In order to get rid of the spike, many
layers are inserted between the base and the extrinsic InGaAs sub-collector
to create a grading. Collector 3 acts like a spacer, while collector 2 and 1
have gradually increasing doping levels. Fig. 2.18 represents the structure
[19].
As we can see in Fig. 2.19 where all its performance parameters are listed,
this device proves itself suitable for high speed digital and mixed circuits for
> 100Gb/s application.
In the following we will consider a reference transistor corresponding to
an emitter area of 0.7 · 5µm2. AE = 0.5 · 7µm2 and AE = 1 · 10µm2 will also
be taken into account.
ETHZ's InP/GaAsSb DHBT
The InP/GaAsSb represents a III-V compound alternative to InP/InGaAs.
The technology that will be used is from the Federal Institute of Technology
(Eidgenössische Technische Hochschule, ETH) in Zurich. Unlike III-V Lab's
HBTs, this double heterojunction bipolar transistor is of type-II which means
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Figure 2.18: III-V Lab triple mesa structure (modiﬁed after [19]).
Figure 2.19: Measured results of NPN InP/InGaAs HBT III-V Lab reference
transistor (data provided by [24]).
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Figure 2.20: TEM image detail of the InP/GaAsSb DHBT (after [25]).
that the abrupt junctions can be kept since no obstacle is formed by the
diﬀerence of the electron aﬃnities of the materials (Fig. 2.20) [17] [25].
Also, the growth process is diﬀerent: the epitaxial layers are grown by
metal-organic chemical vapour deposition (MOCVD) that, in contrast to
MBE, employs chemical reactions instead of a physical deposition. The
GaAsxSb1−x base is highly C-doped and it is graded from x = 0.41 at the
collector side to x = 0.61 at the emitter side. This is done to create a
quasi-electric ﬁeld (the drop is around 50meV ) to speed up electrons that
otherwise would take longer time to pass, owing to the low electron mobility
of GaAsSb. The structure is the usual self-aligned triple mesa.
In Fig. 2.21 all the main AC/DC parameters are listed. To date, this is
the highest reported fmax for a GaAsSb DHBT [25]. This has been achieved
thanks to a reduction of the base access distance that has beneﬁcial conse-
quences both on the access base and base-collector capacitance. Such per-
formances are especially attractive for the implementation of submillimetre-
wave integrated circuits.
In the following, only one geometry (AE = 0.2 ·4.4µm2) will be analysed,
but taking into consideration also some other versions which have a diﬀerent
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Figure 2.21: Measured results of NPN InP/GaAsSb HBT ETHZ reference
transistor (data provided by [25]).
technological dispersion (diﬀerent process, doping proﬁles, etc. . . ).
2.3 The Self-Heating
As seen, to exploit the highest cut-oﬀ frequencies, thus the highest perfor-
mances, an HBT will experience intense current densities and electric ﬁelds
inside of it  in the base-collector depletion region particularly.
These high levels of power are dissipated inside the device, the geometry
of which is shrunk compared to older technologies, resulting in even greater
power densities. High power dissipation leads to higher temperatures at the
chip level, a process called self-heating, which has negative consequences on
reliability and reduces electron mobility, resulting in poor performance and
degradation of the electrical characteristics of these devices [26].
2.3.1 Heat Generation Eﬀects
Heat is generated by a heat source  we can assume that it is placed at the
CBJ  and is transmitted through solids  the diﬀerent layers  by conduc-
tion. The basic assumption is that, due to the dimensions of the source, the
eﬀect of all the boundaries are neglected, but the top surface, which is con-
sidered adiabatic: there will be no conduction through the metalization and
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no convection from the surface [27]. The heat generated by the self-heating
of the device ﬂows from the heat source to the backside of the substrate,
which is considered to be controlled to the external environment at a sub-
strate temperature Tsub [28]. Heat, ﬂowing through materials, produces a
temperature drop, that, as a ﬁrst approximation, can be proportional to the
heat ﬂux. The proportionality factor is the thermal resistance RTH .
The analogy with an electrical circuit is straightforward:
• heat (measured in [J ]) is analogous to the elementary charge,
• the heat ﬂux (measured in [W ] = [J/s]) is analogous to current,
• temperature (measured in [K]) is analogous to voltage,
• the thermal resistance (measured in [K/W ]) is analogous to the ohmic
resistance,
• the thermal capacitance (measured in [Ws/K]) is analogous to the
electrical capacitance.
In transient conditions, during rapid variations of the dissipated power like
pulsed power dissipations, the temperature at the junction does not reach
its ﬁnal value immediately. Any material must absorb a given heat quantity
in order to increase its temperature: to take this behaviour into account the
thermal capacitance CTH has been introduced.
Unfortunately, some technological improvement like the use of shallow
trenches and deep trenches, which have the beneﬁcial consequence of reduc-
ing parasitic electrical capacitances and therefore of decreasing the transit
time of electrons, tend to conﬁne the heat ﬂux because of the lower thermal
conductivity of silicon dioxide, and the thermal impedance (ZTH , in analogy
to the electrical impedence) rises [28]. In Fig. 2.22, a TCAD simulation of
the temperature proﬁle of a B55 is shown, considering the CBJ as the planar
heat source. It is clear by the ﬁgure not only that deep trenches conﬁne heat,
but also that heat propagates diﬀerently in diﬀerent materials, according to
the thermal conductivity of components.
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Figure 2.22: Temperature proﬁle simulated in Sentaurus TCAD for a ﬁve
ﬁngers SiGe HBT realized in ST B55 technology (after [29]).
In certain circumstances, even a positive thermal feedback (thermal run-
away) may take place. In the case an HBT is biased by a base-emitter
voltage, the self-heating led by high power dissipation increases the collec-
tor current. To understand this, it is convenient to consider Eq. (2.14) and
describe the collector current in the following terms [30]
IC = Is
[
exp
(VBE + φ∆T
VT
)
− 1
]
(2.14)
where φ = −∂VBE/∂T |IC ,VCE is considered equal to a constant value of
2mV/◦C. The dissipated power inside the device is
Pd = IB VBE + IC VCE ' IC VCE (2.15)
So the increase of ∆T as a consequence of self-heating makes IC rise and this
will ﬁnally result in a further Pd increase, in a positive-feedback mechanism.
In this manner, the IC − VCE curve might reach a turning (or ﬂyback) point
which limits the SOA. This risk of instability is completely avoided by biasing
an HBT by a constant base current [31].
Let's go back to better explain how temperature changes over time as heat
spreads throughout space. To do so, we must consider the three-dimensional
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heat equation
∂T
∂t
=
κ
cρ
∇2T
where T = T (x, y, z, t) is the temperature as a function of time and space,
κ is the thermal conductivity  in general, a function of temperature , ρ is
the density of the material and c is the speciﬁc heat capacitance. By this
equation, giving proper boundary conditions, T can be found as a function of
time (t) and space (~x = (x, y, z)). The thermal resistance, which is a function
of position, is deﬁned as the ratio of the ﬁnal value of the temperature increase
to the dissipated power, namely [27]
RTH(~x) =
T (~x,∞)− T (~x, 0)
Pd
=
∆T (~x)
Pd
(2.16)
It is conventional to consider RTH in the region where the temperature varia-
tion is maximum (from ambient temperature Tamb, i.e., no power dissipation,
to junction temperature Tj, i.e., the maximum experienced temperature rise).
The previous equation becomes
RTH =
Tj − Tamb
Pd
(2.17)
where Pd has been deﬁned in Eq. (2.15).
2.3.2 Heat Flux Modelling
As discussed before, the heat ﬂux from the source to the bulk can be anal-
ysed with an analogous electrical circuit. However, heat diﬀusion phenomena
from the heat source to the heat sink show a distributed behaviour and diﬀer-
ent time constants are necessary to describe this physical phenomenon [29].
Therefore, a propagation line better describes the heat diﬀusion, with dis-
tributed resistances and capacities. Each RC block corresponds to a volume
element in which heat is generated. Thus, each volume element is associated
to its corresponding lumped RTH and CTH (see Fig. 2.23). The following
assumptions are made [28]:
• each layer's thickness is chosen so that the thermal time constant
(τTHi = RTHiCTHi) values are progressively growing,
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Figure 2.23: Heat diﬀusion within spreading angle α and its simpliﬁed elec-
trical transmission line equivalent circuit representation (after [28]).
• α is assumed to be the spreading angle of heat across its substrate.
As seen in [29], thermal TCAD simulations help to identify the diﬀerent
volumes which are delimited by isothermal contours. In Fig. 2.24 we can
see a zoom on one of the ﬁve ﬁngers of a B55 device. Considering the heat
ﬂowing in a one-dimensional system (along z), the Fourier's law yields
∆RTH(z) =
1
κA(z)
∆z, ∆CTH(z) = ρcA(z) ∆z (2.18)
This means that the values of ∆RTH and ∆CTH to insert into the distributed
system can be determined directly by the physical structure. Also, from
Fig. 2.24 we can also aﬃrm that the thermal resistance in the region marked
by 1 will be greater than that of region 2, because the volume of region
1 is smaller. The opposite happens with the thermal capacitance. In the
equivalent circuit, this means that resistances closer to the thermal power
generator will be greater than the furthest, while the capacitance closer to
the generator will be the smallest.
In many compact models that determine the electrical behaviour of com-
ponents (like in HICUM, for instance), a very basic RC electro-thermal circuit
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Figure 2.24: Thermal TCAD simulations for a ﬁve ﬁngers HBT in ST B55
technology (after [29]).
is used to take into account self-heating (single-pole, see Fig. 2.25). Often,
though, this characterisation is not suﬃcient. A distributed thermal network
like the one above is implemented in Verilog-A and used for accurate simu-
lations of the junction temperature rise, with thermal parameters properly
extracted by the device's characteristics [28]. In the next, we will analyse
these phenomena with a single-pole analogous circuit only. Also, in Chapter
4, the validation of the extraction of RTH will be accomplished by using this
simple network.
So, the thermal impedance ZTH in Laplace domain simply is found to be
ZTH(s) =
RTH
1 + sRTHCTH
(2.19)
while the temperature rise follows an exponential law dependant on the in-
stantaneous power dissipation
Trise(t) = P
RISE
d RTH
[
1− exp
(
− t
τTH
)]
(2.20)
where PRISEd is the diﬀerence between the power dissipation in the DC con-
dition and the isothermal condition, and τTH = RTHCTH is the thermal time
constant.
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Figure 2.25: A single-pole electro-thermal network used in many simulation
models.
2.3.3 Pulsed Measurements
Since temperature has a strong impact on the physics of the semiconductor,
the consequences manifest themselves on the measured DC and AC char-
acteristics, which change at diﬀerent bias. Nevertheless, a transistor model
accuracy in the whole domain of operation is an absolutely necessary key
point in order to achieve successful RF designs [32].
The strong dependence of the electrical behaviour of the transistor on
temperature has repercussions on the extraction of many parameters which
are critical for measurement-based models for microwave CAD, such as access
resistances, transit times and saturation currents [33] [34].
In particular, for a speciﬁc I − V (current vs. voltage) electrical char-
acteristic, the higher the current and/or voltage value is, the more power
is dissipated, thus the more heat is self-generated within the device. This
temperature change makes the calculation of the parameters diﬃcult since,
by deﬁnition, it should be computed in isothermal conditions.
Isothermal measurements are therefore an essential requirement to char-
acterize such high-dissipating devices. These data allow to exclude  almost 
entirely the eﬀect of self-heating from the extracted parameters, thus showing
just the eﬀects of other phenomena such as the Kirk eﬀect.
Several methods can be used to retrieve isothermal characteristics; one
of them is to perform measurement in pulsed conditions [35]. The goal is to
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exploit the thermal capacitance CTH of the substrate to delay the heating
enough. In other words, the thermal time constants should be large compared
to the pulse width (tw).
They are short pulses that better remove self-heating eﬀects. According
to the device under test, though, some trade-oﬀs must be considered when
reducing tw. Too short pulse widths degrade the quality of measurement,
and speaking of duty cycle (D = tw/T , where T is the pulse period), it must
be short enough to permit the cooling of the device: in the following, D will
be chosen of 10 %.
So, because of the small percentage of application time of pulse over the
total period, the stress on the device is lower. As already mentioned before
and represented in Fig. 2.6, pulsed measurements extend the safe operating
area without causing further damage to the transistor, and the study of high
current and breakdown phenomena is therefore possible.
In the next chapter we will explore the results of pulsed-DC measurements
on the devices we have introduced in this section, and by comparing their
characteristics it will be possible to understand to which extent self-heating
aﬀects them.
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Chapter 3
Pulsed-DC Measurements
The use of a pulsed measurement system allows to get data in (theoretically)
isothermal conditions, that is to reduce the thermal contribution from the
electrical behaviour. The thermal phenomenon of self-heating is just one of
the many thermal phenomena that, along with electron trapping and impact
ionization, cause the dispersion of the characteristic curves. A bias condition
that avoids all these eﬀects is called isodynamic and the isothermal require-
ment is a necessary condition for that.
To produce our pulsed-DC measurements we use a set-up in which, while
the collector terminal is biased by a DC voltage, the base is biased every
period T by a short perturbation  the pulse stimulus , followed by a longer
period when the terminal is unbiased to cool down. The stimulus must be
shorter than the associated thermal impedance, which means in the nanosec-
ond range, in order for the internal temperature of the device not to change
signiﬁcantly.
This is technically diﬃcult to achieve and requires a speciﬁc costly instru-
mentation set, which assures the precision and reliability of this technique.
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Figure 3.1: Keithley Model 4200-SCS.
3.1 Performing the Measurements
The pulsed-current/voltage (pulsed-I/V ) characteristic curves are curves de-
termined by short pulses separated by long relaxation periods that allow less
strain. In general, short pulses produce quasi-isothermal pulsed-I/V charac-
teristics while very long pulses produce quasi-DC characteristics [36].
Keithley Model 4200 Semiconductor Characterization System (4200-SCS)
(Fig. 3.1) is an automated system that provides I/V and pulsed-I/V char-
acterisation of semiconductor devices and test structures. Pulse source and
measure tests are provided by the Model 4225-PMU Ultra-Fast IV pulse-
measure card. When a synchronisation with a RF pulse during a pulsed
measurement is needed, the Model 4220-PGU pulse-generating card is used,
as we will see in Chapter 5 (Fig. 3.2).
In Fig. 3.3 a block system of the instrumentation is shown. As we can
see, Channel 1 of the PMU is connected through a ground-signal-ground
(GSG) pad to the base terminal of the transistor (gate, in MOSFETs) and
Channel 2 is connected to the collector (drain). The emitter (source) terminal
is grounded. An internal voltmeter-ammeter couple measures the electrical
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Figure 3.2: Backside of Keithley 4200-SCS pulsed measurement system where
the 4225-PMU and 4220-PGU modules are highlighted.
quantities, while the pulse is generated by a generator with a 50 Ω internal
impedance. Although many tests are allowed by the model card, in this
work only DC-VC-Sweep/Pulsed-VB-Step will be performed: while a pulse is
applied at Channel 1, a DC sweep is carried out at Channel 2, according to
the user's speciﬁcations.
The PMU has been used for two types of fast I/V tests: pulsed-I/V
and transient-I/V. The pulsed-I/V test is a time-based measurement that
provides a DC-like characteristic. Through the IC-CAP interface, the user
can deﬁne the bias condition  both for the base and collector terminals
 and the base pulse form and characteristics. It is therefore necessary to
deﬁne the starting, stepping and stopping points for the collector DC-sweep
and the base pulsed-step, as well as the pulse low level. The pulse low level
represents the constant quiescent condition for the base terminal, that in the
following we always establish to zero. Please note that in this way the pulse
amplitude, which is deﬁned as the diﬀerence between the high and low levels
of the pulse, corresponds to the high level.
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Figure 3.3: Block diagram of Keithley 4200-SCS pulsed measurement sys-
tem with 4225-PMU and 4220-PGU modules (left) (modiﬁed from [28]) and
equivalent circuit showing the connections to a three-terminal device (right)
(modiﬁed from [37]).
Then, all the pulse form parameters need to be deﬁned, i.e.:
• the pulse width (tw), the interval of time from 50% of the rise time to
50% of the fall time,
• the pulse rise (fall) time (tR and tF respectively), the period spent by
the pulse to go from 10% (90%) to 90% (10%) of the high value  we
chose a ﬁx value, namely the minimum reachable, 20ns,
• the pulse delay time, from the begin of the period (namely from the
pulse trigger),
• the total period (T ), properly chosen as T = 10 tw,
• start and stop measurement locations, namely the time interval per-
centage during which the measurement is carried out. The start and
stop location of the measurement is calculated with respect to ton
ton = tw − 1
2
(tR + tF ),
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Figure 3.4: Base (Vg in red) and collector (Vd in blue) voltages as a function
of time. The measurement interval is highlighted in green.
• the pulse average, the number of pulses that is averaged to get the ﬁnal
value.
It is useful to provide a clarifying example. In Fig. 3.4 the base and
collector voltages are shown as a function of time. The settings are as follows:
• VBSTART = 0.7V ; VBSTOP = 0.95V ; VBSTEP = 0.05V ; VBBASE = 0V .
• VCSTART = 0V ; VCSTOP = 1.3V ; VCSTEP = 0.1V .
• tw = 100ns; tR = tF = 20ns; tDELAY = 200ns; T = 1µs; start
measurement location = 80%; stop measurement location = 95%; pulse
average = 10.
The ﬁgure displays in the same plot the ﬁnal values of both voltages
(VBSTOP = 0.95V and VCSTOP = 1.3V ). Also shown are the selected pulse
width and period, as well as the measure window. During this interval (in
green in the ﬁgure) the currents and voltages are measured and the samples
are averaged to yield unique current and voltage values (the sample rate is
200 · 106 s−1, but the limit on the number of samples is 106). When a pulse
average is speciﬁed (in this case this number is 10), a burst of pulses is
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Figure 3.5: Example of a waveform capture of a single pulse (after [37]).
generated and the ﬁnal current and voltage values are the mean of means
of the samples. This measure is called spot mean measurement.
The transient-I/V measurement (also called waveform capture) is a dy-
namic representation of the electrical quantities. This is performed by the
internal 4200-SCS software KITE (Keithley Interactive Test Environment)
by using some Interactive Test Modules (ITMs). The result is a number of
waveforms as a function of time, where we can observe the evolution of cur-
rents and voltages at the channels at each moment of time. The sample rate
is the same and the measurement mechanism too: an average is made on the
sample means of every pulse in a burst of pulses. Pre-data and post-data are
collected as well (Fig. 3.5).
3.2 Measurement Results
Some measures have been carried out on the devices we have previously in-
troduced  the HBT technologies from STMicroelectronics, III-V Lab and
ETH Zurich. We will refer to them as B55, III-V Lab and ETHZ respec-
tively. The measures are both pulsed-I/V and transient-I/V and they permit
considerations on the devices themselves and speciﬁcally on self-heating.
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Figure 3.6: IC − VCE characteristic; sweeping VCE every 100mV , stepping
VBE every 50mV . B55: emitter area AE = 0.2 · 5µm2.
3.2.1 Pulsed-I/V
Characteristics of the Reference B55 Device
In Fig. 3.6 a standard pulsed-I/V measure is shown for a B55 device. IC
vs. VCE curves are obtained through a DC-VC-sweep/pulsed-VB-step mea-
surement. Each colour represents a diﬀerent pulse width, the shortest being
tw = 150ns, the longest tw = 10µs. VBE is stepped from 0.75 to 1V each
50mV .
From a simple inspection of this graph, some remarks can be done straight
away. For each VBE value, all curves superpose at low VCE (saturation region)
but then separate as the DC voltage rises. The diﬀerence is directly linked to
self-heating, whose eﬀect is preponderant when the pulse is so long that the
dissipated DC power in the device is as much as in the case of a non-pulsed
DC voltage at the base terminal.
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The yellow curves (extracted at tw = 150ns) appear to be nearly hori-
zontal because the eﬀect of self-heating is almost excluded (quasi-isothermal
condition), while the red curves (extracted at tw = 10µs) diverge from the
classical IC − VCE plot appearance, providing values of the collector current
which are altered by heat almost as in a DC condition (quasi-DC condition).
This modiﬁcation of the collector current is so strong that for the highest
swept collector voltage, VCE = 1.8V , pulses greater than 500ns and ampli-
tude VBE = 0.95V alter the collector current so much that it appears greater
than the same current when the device is pulsed at VBE = 1V but, on the
contrary, is unaﬀected by self heating (150ns).
Self-heating does not aﬀect the device in the same way at every bias
condition: the higher VBE is, the more the curves diverge from the quasi-
isothermal one, at high VCE. For low VBE, the rise of the collector current
is almost absent (see the third and forth group of curves in Fig. 3.6, corre-
sponding to VBE = 0.9 and 0.85V ).
Let's zoom on the curves for low VBE amplitude (Fig. 3.7. The y-axis
is in log scale). While in Fig. 3.6 the IC values, for VBE = 0.8V for example,
are barely visible because the device is almost in the cut-oﬀ region, we can
now see that the current reaches 3 · 10−4A and there is no diﬀerence at all
in its shape by changing the pulse width.
In Fig. 3.7 we can investigate what happens when a 100ns pulse is pro-
duced. While the 4200-SCS is technically able to reach that small value, an
important diﬀerence is seen between the 100ns IC curve and the rest, taken
at tw ≥ 150ns. This diﬀerence is roughly constant as VBE rises, and that
means, considering the semi-logarithmic scale, that its signiﬁcance increases
exponentially as the base voltage grows.
To justify this, we need to consider the evolution of the pulses over time,
in the cases where the applied pulse are 100ns (Fig. 3.8) and 150ns (Fig. 3.9).
The measure window is based on ton, the interval when VBE reaches its high
level.
Because of a transient delay in the collector current growth present in
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Figure 3.7: IC − VCE characteristic (semilog scale); sweeping VCE every
100mV , stepping VBE every 50mV . B55: emitter area AE = 0.2 · 5µm2.
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Figure 3.8: Waveform of the base voltage and collector current when a 100ns
pulse is applied. The measurement window is shown. B55: AE = 0.2 ·5µm2.
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Figure 3.9: Waveform of the base voltage and collector current when a 150ns
pulse is applied. The measurement window is shown. B55: AE = 0.2 ·5µm2.
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Figure 3.10: Comparison between the VBE evolution over time in the case of
tw = 100ns and tw = 150ns. B55: AE = 0.2 · 5µm2.
both waveforms between 0.20 and 0.24µs mainly due to parasitics on cables
(we will better discuss about its origin later on), IC(t) appears to be still on
that transient part due to parasitics at 0.28µs, when the sampling for the
smaller pulse begins. On the contrary, in Fig. 3.9 IC(t) reaches a steadier
level (the slope of IC(t) decreases from approximately 0.3µs on even though,
due to the bias, a small inﬂuence of self-heating is present), right where the
sampling is done.
In Fig. 3.10 we directly compare the waveforms of the base voltage and
we see that they are exactly the same for the ﬁrst period corresponding to
the 100ns pulse.
Fig. 3.11 shows the collector currents of which we have discussed so far,
remarking the level where dIC(t)/dt decreases. This is why, in the following,
only pulses greater or equal to 150ns will be applied to the base terminal.
Fig. 3.12 and Fig. 3.13 show the increase of IC with respect to the pulse
width: those plots have been extracted from Fig. 3.6 with vertical sections at
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Figure 3.11: Comparison between the IC evolution over time in the case of
tw = 100ns and tw = 150ns. B55: AE = 0.2 · 5µm2.
ﬁxed VCE values. While in Fig. 3.12 it is not well delineated (owing to VBE
close to the turn-on voltage), Fig. 3.13 shows a growing trend of IC which
reaches a saturation level for high tw. This means that self-heating does not
alter the value of IC any further when very long pulses are applied  namely
long pulses well approach the DC behaviour.
Geometrical Comparison of SiGe HBTs
Let's have a look to other geometries from the same B55 technology. Fig. 3.14
and Fig. 3.15 show as an example the smallest and biggest (respectively) ge-
ometries considered in this thesis. Of course, IC is much greater in the biggest
devices (the current is two orders of magnitude higher at VBE = 0.95V , for
example), so for sake of visualisation JC = IC/AE will be considered in the
following instead and, to avoid as much as possible high current eﬀects, it is
convenient that the bias is low.
Focusing on Fig. 3.15, at high collector and base voltage levels, we can
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Figure 3.12: IC − tw characteristic (semilog scale) at diﬀerent VCE, VBE =
850mV ; B55: AE = 0.2 · 5µm2.
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Figure 3.13: IC − tw characteristic (semilog scale) at diﬀerent VCE, VBE =
900mV ; B55: AE = 0.2 · 5µm2.
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Figure 3.14: IC − VCE characteristic; sweeping VCE every 100mV , stepping
VBE every 50mV . B55: emitter area AE = 0.2 · 0.45µm2.
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Figure 3.15: IC − VCE characteristic; sweeping VCE every 100mV , stepping
VBE every 50mV . B55: emitter area AE = 0.42 · 5µm2.
clearly see a deformation of the standard I/V characteristic. The cause is
the joint presence of high-current eﬀects (Kirk eﬀect) and self-heating. At
ﬁrst glimpse, self-heating seems almost absent in the smallest device even
at high bias, while it is evident in the latter case. Let's carry out a more
rigorous analysis.
In Fig. 3.16 and Fig. 3.17 a comparison is made. We consider here the
two extreme cases of quasi-isothermal and quasi-DC conditions, and diﬀerent
geometries provided by the B55 technology.
From Fig. 3.16 (a) we can easily assert that, independently of the width
of the device, self-heating does not appear other than as a small variation at
high VCE. The red curve stands for the device with AE = 0.2 ·5µm2 and it is
approximately 0.8 to 1mA/µm2 distant from the other two curves: this par-
asitic behaviour is not due to self-heating since the deviation is present from
early VCE values. This is due to peripheral eﬀects (for example a slightly dif-
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ferent doping distribution) which are dominant in small transistors compared
to large ones.
The same geometries are shown in Fig. 3.16 (b) but in this case we are in a
quasi-DC condition. Here, the eﬀect of self-heating appears: the purple curve
diverges from the blue one at high VCE. Also, the blue one diverges because
of self-heating from the red one and we observe that the aforementioned
deviation of 0.8 to 1mA/µm2 for low VCE is still present like in the quasi-
isothermal case. From these considerations we can aﬃrm that the more the
device is wide, the more it heats up.
Let's move to make similar consideration about the emitter length varia-
tions (see Fig. 3.17). In Fig. 3.17 (a), although the measure for the smallest
device is rather noisy, we see that there is no self-heating eﬀect at all, even
with a big variation of LE (from blue to green we change to a ten times longer
emitter). In Fig. 3.17 (b) this variation is minimal and it is more remarkable
by passing from the noisy blue trace to the purple one (from LE = 1 to 5µm)
than from the purple one to the green one (from LE = 5 to 10µm).
A more complete comparison is made in Fig. 3.18: JC is plotted versus
the pulse width for diﬀerent emitter widths. The measures are extracted at
the same VBE value for two diﬀerent VCE: 1 and 1.3V  two values for which
the transistor is in the active region but the Kirk eﬀect is not strong.
The samples are taken by applying three pulses with diﬀerent widths to
the base pin: 150ns, that stands for the quasi-isothermal condition, 250ns,
an intermediate value, 10µs for the quasi-DC. The curves all show a growing
trend due to self-heating, as expected.
At the quasi-isothermal condition, the values of the samples are not the
same, but grow as the width grows. This is due to the fact that the thermal
resistance does not scale well for the largest transistor meaning that there is
in fact some current rise due to self-heating even for short pulses. Whereas,
for the smallest, the diﬀerence is mainly due to peripheral eﬀects.
A larger pulse width has a diﬀerent eﬀect on the rise of JC , as expected.
We can see clearly in both Fig. 3.18 (a) and (b) that passing to a 250ns
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(a) tw = 150ns
(b) tw = 10µs
Figure 3.16: JC − VCE characteristic; sweeping VCE every 100mV , VBE =
850mV ; B55: LE = 5µm, WE = 0.2, 0.3, 0.42µm
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(a) tw = 150ns
(b) tw = 10µs
Figure 3.17: JC − VCE characteristic; sweeping VCE every 100mV , VBE =
850mV ; B55: WE = 0.2µm, LE = 1, 5, 10µm
61
0.1 1 10
6
8
10
12
14
16
 
 
Jc
 (m
A/
m
2 )
tw (µs)
 We = 0.2 um
 We = 0.3 um
 We = 0.42 um
Vb = 900 mV; Vc = 1 V
(a) VCE = 1V
0.1 1 10
6
8
10
12
14
16
18
20
22
 
 
Jc
 (m
A/
m
2 )
tw (µs)
 We = 0.2 um
 We = 0.3 um
 We = 0.42 um
Vb = 900 mV; Vc = 1.3 V
(b) VCE = 1.3V
Figure 3.18: JC − tw characteristic (semilog scale) at diﬀerent WE; VBE =
900mV ; tw = 0.15, 0.25, 10µs. B55: LE = 5µm.
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pulse ensures that the wider device heats up more  the slope is greater as
the geometry is bigger. The same happens passing to 10µs, even though, in
Fig. 3.18 (b), the red curve has a greater slope than the blue one: that is
because, at that bias, the high current eﬀects become non-negligible.
Fig. 3.19 shows similar curves for a change in LE, keeping WE constant:
the slopes of all curves follow the usual trend due to self-heating and, at DC,
the highest collector current density is in the biggest devices. The smallest
device curve again stays sensibly low with respect to the others. So, while
the thermal resistance seems to scale better by changing the emitter length
with respect to the emitter width, the lateral eﬀects still remain.
Characteristics of the InP-based HBTs
We now consider a diﬀerent technology, the InP/InGaAs HBT from III-V
Lab. Fig. 3.20 shows our reference device (AE = 0.7 ·5µm2) when stimulated
by diﬀerent pulse widths at the base pin, at diﬀerent VBE amplitude values.
Self-heating appears to aﬀect the device in a similar way as depicted for the
B55. In Fig. 3.21, the extraction of samples at diﬀerent VCE has been made
analogously to before.
Let's now consider the JC vs. tw curves like for the B55 (Fig. 3.22) 
similar remarks can be written. We see here very clearly (from the black
and the red curves particularly) that the trend of JC is almost logarithmic,
namely JC ∝ log (log tw) at ﬁxed bias.
Finally, a comparison is made between the two technologies as far as the
geometry is concerned. In the y-axis of the graph in Fig. 3.23, the percentage
increase of the quasi-DC value of JC with respect to the quasi-isothermal is
shown. The samples are grouped according to the dimension changing and
the technology. A small change of the area due to an increase of the width
has the strongest eﬀect on self-heating (in red). When changing the length of
the emitter, the rise of the collector current is rather constant independently
of the area, except for small AE (peripheral eﬀects).
In Fig. 3.24 yet another InP-based technology's behaviour in pulsed con-
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Figure 3.19: JC − tw characteristic (semilog scale) at diﬀerent LE; VBE =
900mV ; tw = 0.15, 0.25, 10µs. B55: WE = 0.2µm.
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Figure 3.20: IC − VCE characteristic; sweeping VCE every 50mV , stepping
VBE every 50mV . III-V Lab: AE = 0.7 · 5µm2.
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Figure 3.21: IC − tw characteristic (semilog scale) at diﬀerent VCE, VBE =
900mV ; III-V Lab: AE = 0.7 · 5µm2.
ditions is shown, that is the ETHZ technology (InP/GaAsSb). For these
devices we do not dispose of diﬀerent geometries. The diﬀerence between the
chips lies in the technological dispersion, that means diﬀerent processes are
involved, diﬀerent doping is used, etc. . .
It is still interesting to compare the graphs in Fig. 3.24 (a) and (b) with
Fig. 3.6, from which we have developed our discussion in this chapter. These
devices present approximately the same emitter area, and even though the
formers come from a diﬀerent technology than the latter  so we may actually
expect diﬀerences in the behaviour when applying diﬀerent pulses , the ﬁrst
two IC − VCE characteristics deviate between them.
The device from chip J11  our reference  carries much less current than
that of chip F7 at the same bias, and it heats up more, consequently reaching
even higher IC levels. Furthermore, the device of chip F7 seems not to reach
a saturated quasi-DC level of current unlike J11, and for this reason a 50µs
pulse has been applied for testing, and it diﬀers substantially from the one at
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Figure 3.22: JC − tw characteristic (semilog scale) at diﬀerent LE; VBE =
900mV ; tw = 0.15, 0.3, 1, 10µs. III-V Lab: WE = 0.7µm.
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Figure 3.23: Normalized increase of the sample value of JC measured with
a pulse of 10µs with respect to one of 150ns; VBE = 900mV , VCE = 1V ;
SiGe HBT (B55) and InP HBT (III-V Lab).
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(a) Chip J11
(b) Chip F7
Figure 3.24: IC − VCE characteristic; sweeping VCE every 100mV , stepping
VBE every 50mV . ETHZ: AE = 0.2 · 4.4µm2.
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Figure 3.25: The schematic of the base channel and DUT when an oscillator
is connected.
10µs, even at moderate bias. None of the two characteristics is considerably
deformed by high currents, unlike the case of B55.
3.2.2 Transient-I/V
The time-domain characterisation provides an useful insight of the gradual
eﬀect of the rise of temperature in the device due to the dissipated power, as
well as allowing to extract information on the measurement execution and
on self-heating itself. In order to deduce any information, we ﬁrst need to
investigate the measurement process.
The Load-Line Eﬀect
Let us consider again Fig. 3.3, that is a situation where the 4220-SCS is
connected to the device under test (DUT), and let's add to both channels
an oscilloscope to show the voltage waveform evolution in real time. The
equivalent circuit of this conﬁguration for the base terminal is depicted in
Fig. 3.25. The circuit is similar for the collector terminal, except for a DC
voltage source instead of the pulse generator.
This analysis has been simpliﬁed. First, we suppose to be in a steady-
state condition, namely we do not consider the reactive components (t→∞,
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f = 0). This hypothesis is of course not fully veriﬁed, all the more so because
we will apply in this part a pulse width of tw = 150ns with period T = 2 tw, in
order to clearly display the pulse shape on the oscilloscope screen. However,
the measurement, as we have already said, is an average carried out from
0.8 ton to 0.95 ton, namely in a rather steady situation. Also, we neglect the
resistance of the coaxial cables (less than 1 Ω) and its reactive components
as well. A full design of this passive circuit has been carried out by [28]: far
from providing a rigorous parameter extraction, the following observations
just aim to give an explanation of the time-domain curves.
So as far as our analysis is concerned, the generator is made of an ideal
voltage pulse source and a series resistance (Rgen = 50 Ω). The load is
represented by two shunt resistances, the oscillator (selected 50 Ω) and RB.
RB is the total base resistance and it is composed by the series of RBx, the
external base resistance dominated by the contact resistance and RiB, the
internal base resistance.
By using the pi-hybrid model of a bipolar transistor, RiB can be written
as [38]
RiB = rpi + (βo + 1)RE ' rpi + βoRE
where rpi is the diﬀerential input resistance, deﬁned at the quiescent point as
rpi =
∂vBE
∂iB
∣∣∣∣
Q
=
VT βo
IC
while VT is the thermal voltage, βo is the internal current gain and RE is the
emitter resistance. We can thus rewrite
RB = RBx + βo
(VT
IC
+RE
)
(3.1)
We will now derive an approximate value of RB just by inspection of the
voltage waveforms, and simultaneously understand how the PMU carries the
measurements out. To do so, we consider again Fig. 3.25. When the DUT is
changed, RB changes according to Eq. (3.1) and so does the resistance seen
from the pulse generator. This is the so-called load-line eﬀect.
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To obviate the problem, a compensation has to be made in such a way
that any DUT can be measured independently of the the resistance it shows.
There are two ways to perform it: manually or automatically. The manual
way consists in using an oscilloscope to target the desired voltage levels and
continuously increasing the input settings above the programmed values. The
other way lies in exploiting an algorithm to do exactly the same.
The load-line eﬀect compensation (LLEC) implemented by the measuring
software used in our discussion adjusts the value of Vmax (the amplitude of the
pulse), but analogously and simultaneously the DC voltage at the collector,
in order to match the targeted value inserted by the user. This is done
through an algorithm that performs a set number of iteration from a low
level of voltage, then measures and averages after every cycle the base and
collector temporary values. When the target is reached, the current and
voltage data at the base and the collector are retrieved and used for the
pulsed-I/V characteristic.
The ongoing of this procedure is shown in Fig. 3.26: here are the wave-
forms a moment before a new cycle of the LLEC is performed, i.e. these are
the curves on which the measures are carried out. The input set-up is the
following:
• VBSTART = 0.85V ; VBSTOP = 0.85V ; VBSTEP = 0V ; VBBASE = 0V .
• VCSTART = 0V ; VCSTOP = 1.2V ; VCSTEP = 0.3V .
• tw = 150ns; tR = tF = 20ns; tDELAY = 50ns; T = 300ns; start
measurement location = 80%; stop measurement location = 95%; pulse
average = 1000.
The voltage outputs during a full iteration have been noted down and
from them we will calculate RB. The DUT we used is the largest from B55
(AE = 0.42 · 5µm2). VDUT (ti) (the voltage at the end of the ﬁrst iteration,
see Fig. 3.25) is found by inspection to be VDUT (ti) = 0.6465V . Our pro-
grammed voltage is Vprog = VDUT (tf ) = 0.85V and corresponds to the ﬁnal
desired value of VDUT . Vmax(ti) is set by default to 2Vprog [37], this because
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(a) VBE = 850mV ; VCE = 0V (b) VBE = 850mV ; VCE = 0.3V
(c) VBE = 850mV ; VCE = 0.6V (d) VBE = 850mV ; VCE = 0.9V
(e) VBE = 850mV ; VCE = 1.2V
Figure 3.26: Oscilloscope pictures displaying the actual level reached by the
voltages applied to the base (yellow) and the collector (purple) at the end of
each LLEC iteration.
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the default setting of the resistance seen from the pulse generator is 50 Ω
(impedance matching).
We use the following formula, derived by the circuit, to ﬁnd the only
unknown, namely RB. The formula is
VDUT (ti) = Vmax(ti) · Rosc‖RB
Rosc‖RB +Rgen
After few algebraic steps, RB = 80 Ω is found. Please note that this value is
bias-dependant (thus also time-dependant since the bias changes over time)
and this is also clear from Eq. (3.1). Also note that, by this calculation by
inspection, the constant value of RBx cannot be found since it's impossible
to measure IC(ti), even though an upper bound can be indicated.
To do so, we observe the following inequality
RiB  VT
IB
=
VT
VDUT (ti)
RB
that stems from Eq. (3.1) and the fact that βo > βF . IC = βF IB and
IB = VDUT/RB have been used. By substituting all terms we ﬁnd RiB  3 Ω.
From the HICUM compact model of this HBT we know that RBx = 18.9 Ω
in accordance to what we have said so far.
I/V Performance Over Time
After having understood how the measurement process breaks out, we con-
sider again the kind of measure we discussed in the previous section, namely
a pulse generated in such a way to either heat up the device or not.
In Fig. 3.27 time-based I/V measurements are show. We are in the quasi-
DC case, where a 10µs-wide pulse is applied to the base (seen in the fourth
curve). This kind of measure is a waveform capture and it has been carried
out directly from the KITE interface, which sampled the entire VBE(t) pulse
and the correspondent values of IB(t), VCE(t) and IC(t) (from bottom to top,
in the ﬁgure) every 50ns. The pulse average has been chosen of 15, so that
every sample has been averaged by correspondent samples from 15 diﬀerent
sets: the curves in Fig. 3.27 are made of the resultant samples.
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Figure 3.27: Current and voltage waveforms when a pulse is applied (10µs).
The plot has been divided into regions emphasizing the pulse transitions.
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Please notice the x-axis scale (the time scale): the ﬁrst part is semi-
logarithmic (from t = 0.1µs to 2µs), then after the break it is linear, up to
10.5µs. This has been done for sake of visualisation of the transients, both
at the beginning and the end of the pulse. A 0.2µs pulse delay has been
applied, too. The total period is T = 10 tw = 100µs and the rise and fall
times are 20ns. The imposed bias is VBE = 1V and VCE = 1.8V .
The plot has been divided into regions (from (a) to (f)) for a qualitative
analysis:
(a) In this region, only the DC bias at the collector is applied, because of
the pulse delay. The device is oﬀ and the current ﬂows neither in the
base nor in the collector.
(b) The rise period begins and the ﬁrst transient happens. The capacitance
in the system  consisting of the cable capacitance, PMU capacitance,
and device capacitance, but mostly due to the cable  is charged by
a parasitic current. This current is equal to C dVBE(t)/dt, so even
if the capacitance is on the order of some picofarads, it still is some
milliamp high, since this transient lasts just 20ns and the voltage goes
within this period from 0 to 1V . The total IB(t) current thus shows
a peak. This high injection of holes in the base recalls some electrons
that manage to ﬂow from emitter to collector, even with a low current
gain, since the device is not fully on. Owing to the capacitance at the
collector (Channel 2), VCE(t) rises too in this short period.
(c) The base voltage is nearly constant now (it is actually recovering from
a moderate overshoot), and so is the base current, stabilizing to few
microamps. The collector current, on the contrary, begins to rise up
with exponential trend to its ﬁnal value in (d) instead of sticking to the
level imposed by the current gain: this further growth is the eﬀect of
self-heating. At the same time, VCE(t) is brought back to its DC value
by the current variation through the cable inductance (LdIC(t)/dt).
(d) In this phase, the established bias is reached, and the measure is carried
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Figure 3.28: Instantaneous dissipated power when a pulse is applied (10µs).
out between 80 and 95 % of the total period given by (c) and (d). We
can see that the measurement is retrieved during a completely steady-
state condition.
(e) During the VBE fall time, the inverse IB spike is due to a discharge
current in the base capacitance. The base current is null and so is the
collector current: the device is oﬀ.
(f) We ﬁnd ourselves in the same situation as (a). The pulse is over and this
condition continues for T − tw − tDELAY . Then another period begins.
Fig. 3.28 stems from Fig. 3.27. It represents the instantaneous dissipated
power Pd(t) inside the device during the application of the pulse. It has been
calculated by using the deﬁnition of dissipated power
Pd(t) = IB(t)VBE(t) + IC(t)VCE(t)
From the retrieved data we can compute the value of the average dissi-
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pated power by passing from integration to summation, namely
Pd,avg =
1
T
∫ tb
ta
p(τ) dτ =
∆t
T
tb∑
t=ta
p(t)
where tb = ta + tw and ta = tDELAY , and ∆t, the sampling step, must
be short to verify the equality. In our case, ∆t = 0.005µs. The average
power dissipation when a 10µs pulse is applied to the reference B55 HBT is
Pd,avg = 7.46mW .
The waveform in Fig. 3.28 also represents the temperature rise within the
device, with only a scaling correction by RTH needed (∆T (t) = Pd(t) ·RTH).
It is important to remark that this temperature rise is partly due to the
self-heating.
Fig. 3.29, similarly to before, shows the I/V waveforms when applying a
pulse such that the temperature rise is moderate. No steady level is reached
by IC unlike in Fig. 3.27 (where it has reached a ﬁnal value of approx. 43mA),
but the qualitative analysis is still valid (from (a) to (f), excluding (d)). Not
even the dissipated power (Fig. 3.30) reaches the saturation level and the
average dissipated power is Pd,avg = 4.1mW in this case.
Thermal Time Constant Extraction
By comparing the two cases from above, we see that a duty cycle of 10 %
engenders both the average dissipated powers being one order of magnitude
lower than the maximum dissipated during the period, less stressing the
devices. Though in the former case, the measurement has been carried out
long after the thermal time constant and the self-heating is not negligible.
We will exploit now the IC waveforms related to the 10µs pulses to get
a valid approximation of the value of constant τTH , as it has been deﬁned
in the previous chapter. As seen in the previous qualitative analysis, we can
think of IC as a curve that exponentially increases above its isothermal value
because of the heating that is generated within the HBT, up to a steady-state
value.
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Figure 3.29: Current and voltage waveforms when a pulse is applied (150ns).
The plot has been divided into regions emphasizing the pulse transitions.
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Figure 3.30: Instantaneous dissipated power when a pulse is applied (150ns).
The entire period is shown.
We can thus write the current trend as
IC(t) = Isat − (Isat − Iiso) · exp
(
−t− to
τTH
)
and use this function as our ﬁtting function. In Fig. 3.31 a detail of the
waveform of the reference B55 (AE = 0.2 ·5µm2) reaching its saturated level
is shown along with the ﬁtting curve described by the previous function (in
red). Please note that the ﬁt models the behaviour at the steady condition
correctly (the red curve superposes to the black one already from t = 0.5µs,
and sticks to it for more than other 9µs), but it does not precisely follow the
black curve very close to the isothermal Iiso value: the thermal constant we
get is actually an estimation, that is aﬀected by an error.
Fig. 3.32 and Fig. 3.33 show the same procedure for the standard devices
from III-V Lab and ETHZ. In these cases we observe that the ﬁtting function
provides a poorer estimation  in particular for III-V Lab. The main cause
appears to be that the current continues to slightly increase even after several
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Figure 3.31: Fitting for the extraction of the thermal constant for the refer-
ence B55 (in red). VBE = 1V , VCE = 1.8V .
microseconds, not reaching a true steady value indeed. This error can be
viewed as a marker for the insuﬃcient description of the thermal behaviour
through a single RC network.
In Table 3.1 are shown the estimated value of τTH and its standard error
for each case. The results conﬁrm what has been said qualitatively. The error
is minimum for B55, namely we got a good estimate of the thermal constant
through a single-pole equivalent thermal network, whereas the largest is for
III-V Lab.
As to the value of τTH , for the SiGe HBT the parameter is deﬁnitely
lower that the InP-based devices, which are at least on the same order of
magnitude instead. A big thermal constant means that the rise of IC due to
the heat related to that device is slower than another with a smaller constant.
This is again in accordance with what has been aforementioned.
This important result allows us to retrieve the value of CTH for a single-
pole thermal network by knowledge of RTH , which will be extracted in the
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Figure 3.32: Fitting for the extraction of the thermal constant for the refer-
ence III-V Lab (in red). VBE = 0.9V , VCE = 1.3V .
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Figure 3.33: Fitting for the extraction of the thermal constant for the refer-
ence ETHZ (in red). VBE = 0.9V , VCE = 1.5V .
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B55 III-V Lab ETHZ
τTH s.e. τTH s.e. τTH s.e.
0.025 2 · 10−4 0.985 0.021 0.83 0.013
Table 3.1: Extracted thermal constants (in µs) and the respective standard
errors. All τTH refers to the reference devices.
next chapter.
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Chapter 4
Thermal Resistance Extraction
and Analysis
We have learned that the self-heating thermal resistance is a fundamental
parameter of the characterisation of the thermal behaviour of our devices.
In this chapter, we will detail an extraction method of RTH , that has been
used on the diﬀerent geometries and technologies.
The extraction method, based on [39], will ﬁrst be simulated and validated
by comparison with the HICUM model temperature-dependent RTH . Then
it will be used for drawing the thermal resistance changing over the junction
temperature from actual measures.
4.1 Deﬁnition of the Thermal Resistance
Although there have been several methods in the past for extracting the
thermal resistance out of a bunch of straightforward measurements of the DC
electrical characteristics [40], it is more cumbersome in small modern devices
to retrieve an accurate estimate of it, since when dealing with high-current
HBTs, the junction temperature rise cannot be neglected in determining the
thermal resistance, namely RTH = RTH(Tj).
When the current density is low, so is Pd, and the approximation Tj '
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Tamb is valid; RTH is some hundred kelvin over watt, depending on the type
of device, and with a small dependence on temperature. Though, as soon as
the power dissipated within the device grows and the temperature as well,
following ∆T = RTH Pd, as deﬁned in Eq. (2.17), the previous approximation
of κ, the thermal conductivity, as temperature-independent parameter proves
no longer valid. Its non-linear changing makes the thermal resistance deviate
substantially from its rather constant value, eﬀectively increasing RTH with
temperature or dissipated power (equivalently).
For the moment, let's discuss some results on the thermal resistance stem-
ming from the deﬁnitions made in Chapter 2. In Joy and Schlig's work [27],
it has been derived from the deﬁnition of RTH in Eq. (2.16) that the time-
independent thermal resistance at the top center of the heat source can be
written as
RTH =
1
2κ
√
LEWE
f(d) f(a) f(s) (4.1)
In that paper, the heat source (that is located at the CBJ) is modelled
as a solid rectangular parallelepiped at a distance d from the surface, the
thickness of which (the space charge region) is s and with an aspect ratio
equal to that of the emitter area (a = WE/LE). f(d), f(a) and f(s) are
functions of those geometrical parameters, respectively.
This result has been further simpliﬁed, since for many devices the dimen-
sional relations lead to a constant, namely
RTH =
1
4κ
√
LEWE
(4.2)
It must be noted that some assumptions have been taken by the authors.
The top surface, as already said before, is adiabatic; no eﬀect of conduction
through interconnect metallization is considered, nor shallow trenches limit-
ing the heat ﬂux; the power dissipation inside the heat source is independent
of the position; the medium is homogeneous. We are therefore dealing with
a heat source submerged inside a semi-inﬁnite block of semiconductor.
Now, let's expand a discussion partially begun in [41]. If we consider
the model depicted in Fig. 2.23, that we used to introduce the electrical
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equivalent circuit, and we sum up all the discrete contributions of RTH(z) as
deﬁned in Eq. (2.18), but in its diﬀerential form
dRTH(z) =
1
κA(z)
dz
we get the thermal resistance of the entire semi-space of the semiconductor
block in which heat ﬂows. In other words, we do not take into account the
distributed behaviour of the heat diﬀusion from the source at temperature
Tj to the substrate at Tamb, but this is needed to ﬁnd a single value of RTH
that sticks to the deﬁnition (Tj − Tamb = RTH Pd).
So RTH is simply the integral of the inﬁnitesimal contributes
RTH =
∫ h
0
dRTH(z) =
∫ h
0
1
κA(z)
dz
or, more explicitly,
RTH =
1
κ
∫ h
0
1
(LE + 2z tan β) (WE + 2z tanα)
dz (4.3)
where h is the depth of the substrate, from source to sink, and α and β are
the angles by which heat spreads in the emitter length and width directions,
respectively (Fig. 4.1).
For brevity, the algebraic steps are omitted. The result is
RTH =
1
2κ (WE tan β − LE tanα) ln
(
AE + 2hWE tan β
AE + 2hLE tanα
)
by which, when considering a semi-inﬁnite space (which eﬀectively means
h LE/2 tan β and also h WE/2 tanα), we get
RTH =
1
2κ (WE tan β − LE tanα) ln
(
WE tan β
LE tanα
)
(4.4)
In Fig. 4.2 we compare the calculated RTH in Eq. (4.2) and Eq. (4.4) 
normalized in such a way that it is only a function of the emitter area  for
some typical dimensional values we analyse in this thesis. We notice that for
the chosen couple of angles, we obtain a good agreement between the two
derivations of RTH .
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Figure 4.1: Top and side views of the area A(z) and the angles for its calcu-
lation. A(z) is the whole area (light and dark coloured).
As a matter of fact, though, this approach is incomplete because the
thermal conductivity depends on temperature, κ = κ(T ). A more realistic
κ(T ) is deﬁned in [42]
κ(T ) = κref
(
T
Tref
)λ
(4.5)
where κref and λ are material-dependent constants and Tref = Tamb = 300K.
From this, RTH turns out to be a function of the temperature rise or the
dissipated power. Its dependence can be considered like in [43] as
RTH = RTHo (1 +  Pd) (4.6)
or, like done in the HICUM model [3] as
RTH = RTHo [1 + α (Tj − Tamb)] (4.7)
where RTHo is the temperature-independent thermal resistance (found at
Tj = Tamb), α and  depending on the material alone. Eq. (4.6) and Eq. (4.7)
are substantially equal since both express the same idea: more dissipated
power has as a consequence a temperature rise.
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Figure 4.2: Normalized thermal resistance (RnormTH = 2RTH κ) vs. a typical
range of value of LE and WE. Joy [27] refers to Eq. (4.2); Chakravorty [41]
refers to Eq. (4.4). α = 30◦, β = 80◦.
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A precise expression of the temperature rise is more complicated [43] and
would require some iterations to ﬁnd the RTH . It can be expressed as
∆T = Tamb
[(
1−RTHo Pd m− 1
Tamb
)1/1−m
− 1
]
(4.8)
wherem ≤ 0 is a material-dependent parameter. Please notice that if κ(T ) =
κ, m = 0, and ∆T is again like in Eq. (2.17)  that is also the same of making
the ﬁrst-order approximation of the Taylor series of Eq. (4.8). The second-
order approximation of Eq. (4.8), on the other hand, yields and justiﬁes
Eq. (4.6), with  = mRTHo/2Tamb. The Taylor series can be expanded only
if
m > 1− Tamb
PdRTHo
α in Eq. (4.7) is chosen by adjusting the simulated curves to measure-
ments. Fig. 4.3 (a) shows that there is good correspondence between our
HICUM model, simulated with α = 8 · 10−4K−1 and real pulsed measure-
ments on B55, with tw = 1µs. In Fig. 4.3 (b) is what happens when com-
paring the simulation with no thermal resistance at all, RTHo = 0, with real
measures where self-heating is strongly reduced, tw = 150ns. The discrep-
ancy is remarkable, meaning that the thermal resistance can not be neglected
completely  isothermal measures are impossible.
4.2 The Intersection Method
The intersection method for extracting RTH has been already discussed in
[39] and is now being implemented on IC-CAP for a practical elaboration of
both simulations and measurements. The algorithm follows the theoretical
strategy which will be detailed below. Both the electrical feedback (Early ef-
fect) and avalanche eﬀects are neglected: for our devices and bias conditions,
this is a legitimate choice.
In the active region, the Tj-dependent collector current can be written as
[39]
IC(VBE, Tj) = Is exp
(
q VBE
k Tj
)
(4.9)
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(a) Sim: α = 8 · 10−4K−1. Meas: tw = 1µs
(b) Sim: RTH = 0K/W . Meas: tw = 150ns
Figure 4.3: Eﬀect of α in the HICUM model. VBE = 0.75 − 0.95V , VCE =
0− 1.5V . Reference B55.
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Figure 4.4: High-temperature current: IC,H , low-temperature current: IC,L.
Simulation of the reference B55 at diﬀerent Tamb and VCE. The intersection
point is shown.
The strategy consists in taking into account two forward Gummel plots
(IC −VBE curves, where IC is displayed in logarithmic scale) at two diﬀerent
thermal chuck temperatures Tamb and collector-emitter voltages VCE.
Fig. 4.4 shows that an intersection will eﬀectively take place when the
Gummel curve simulated  or measured  at lower temperature has the higher
VCE bias, and vice versa. In the following, the H and L subscripts stand
for the high and low chuck  ambient  temperatures, respectively.
The Tamb step and the two values of VCE need to be chosen properly in
order not to push the intersection to a point where Kirk eﬀect dominates.
Fig. 4.5 shows what happens when at least one of the collector voltages is
too high. This situation should be avoided.
In the Appendix, the IC-CAP code used to ﬁnd the wanted intersection
is detailed. Of course, the samples of the measured current do not allow an
exact extraction of the intersection point. What is done is to calculate the
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Figure 4.5: Tamb,H = 45◦C, VCE,H = 1V ; Tamb,L = 35◦C, VCE,L = 1.5V .
absolute value of the diﬀerence between the current at high temperature and
the one at low temperature, namely ∆IC = |IC,H − IC,L| (it is plotted in
Fig. 4.6).
Since the two plots intersect, there must be a local minimum, corre-
sponding to the smallest diﬀerence between the samples of the two curves
(see Fig. 4.6). The algorithm ﬁnds the corresponding VBE value (VBE,min),
alongside the two IC 's (IC,min).
At this point, the algorithm searches for the second local minimum, i.e.
the second smallest value of ∆IC , right before or after the newly found
VBE,min, and compares the two values. The idea is that the real intersection
point should lay between the minimum and the second minimum points.
Once the corresponding VBE,min,2nd, IC,H,min,2nd and IC,L,min,2nd values
are retrieved, a linear interpolation is performed between the two extracted
consecutive samples. That means, a line is drawn to connect the minimum
and the second minimum of the IC,H − VBE curve. The minimum and the
second minimum of the IC,L−VBE curve are also connected. An intersection
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Figure 4.6: ∆IC vs. VBE. The minimum is indicated.
point  which does not correspond to any of the samples  is ﬁnally found.
So a single common point, the real intersection point, (VBE,int; IC,int),
is ﬁnally calculated. From Eq. (4.9), since both IC and VBE are the same for
the two plots, so must be Tj and consequently RTH(Tj).
By equating
Tj = Tamb,H + Pd,H RTH = Tamb,H + IC,H VCE,H RTH
Tj = Tamb,L + Pd,LRTH = Tamb,L + IC,L VCE,LRTH
(4.10)
where at this point IC,int ' IC,H ' IC,L, then we can compute and extract
RTH as
RTH =
Tamb,L − Tamb,H
Pd,H − Pd,L (4.11)
To ﬁnd the Tj which corresponds to this retrieved value of RTH , one
simply needs to substitute it in Eq. (4.10). This process is automatically
repeated by our algorithm for all the input temperatures  stepped by 10◦C,
conventionally , giving a RTH−Tj curve, which is not constant, as foreseen.
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Figure 4.7: Simulated Tj vs. VBE with the same set-up used for ﬁnding the
intersection (Fig. 4.4). Blue: Tamb = 35◦C, VCE = 1V ; purple: Tamb = 45◦C,
VCE = 0.5V . The simulation is carried out using a distributed network.
A simulation of the junction temperature rise is plotted in Fig. 4.7; we
can see that, when the device is oﬀ, Tj = Tamb and that, since the bias for
the low-temperature curve is higher (1V ), Tj grows more when the device
enters the active region.
4.2.1 Validation of the Method
First it is necessary to simulate the HICUM model in the IC-CAP environ-
ment, plot the Gummel curves at diﬀerent pairs of ambient temperature and
collector-emitter voltage and retrieve some couples of (RTH ;Tj) as exposed
so far. Please notice that the HICUM model simulates the IC − VBE perfor-
mance considering a thermal resistance with a dependence of temperature of
the kind of the one described in Eq. (4.7) for a realistic thermal feedback.
Then, we simply plot the RTH(Tj) function as denoted in Eq. (4.7), with
Tamb = 300K, α = 8 · 10−4K−1 and RTHo, the nominal thermal resistance,
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Figure 4.8: Comparison between the intersection method and the reference,
the simulations being performed on diﬀerently stepped Gummel plots. Ref-
erence B55.
depending on the DUT.
In Fig. 4.8 we can see the reference line plotted along with the simulation
dots extracted with our method. The blue dots diﬀer from the red ones in
that a diﬀerent sampling step is applied to the Gummel curves. The red curve
derives from a VBE − IC plot with a VBE step of 10mV . This is a realistic
step and in fact is the same achieved by our measure equipment. The red
curve, on the other hand, is traced out with a simulated VBE − IC sampled
every 100µV , a step which is not possible to reach with our instrumentation.
This also shows the limit of the linear interpolation, since the error in
the sample values in blue comes from an inaccurate determination of the real
intersection point. A more advanced interpolation technique, such as Spline
interpolation, would give as a result a line of the kind of the red one.
We can see, however, that the percentage diﬀerence is minimal, and lim-
ited to only few points (in this case, the error is just 1% for the sample at
348K). The overestimate of the simulation with our extraction method is
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Figure 4.9: Comparison between the intersection method and the reference,
with diﬀerent choices of VCE. Reference B55.
deﬁnitely greater (about 5% more than the reference), and this is because of
the assumptions involved.
In Fig. 4.9 the slight dependence of the choice of VCE in our method is
shown. Even though high current eﬀects may alter the measures in some
cases, thus forcing us to exclude some extracted RTH values, choosing a high
VCE,L value with a small diﬀerence between VCE,H and VCE,L (see the blue
dots) seems to provide the most accurate result. This is due to a reduced
presence of the Early eﬀect in our retrieval method.
Two diﬀerent geometries are simulated and the extraction technique is
carried out too, in Fig. 4.10, just to make the validation general.
4.2.2 Extraction from Measurements
Thanks to the good results that this strategy provides, we are now able
to apply the method to real measurements. We did so for a number of
diﬀerent geometries, as usual. In Fig. 4.11 the symbols represent the retrieved
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(a) AE = 0.2 · 3µm2
(b) AE = 0.2 · 10µm2
Figure 4.10: Comparison between the intersection method and the reference,
for two diﬀerent B55 technology geometries.
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Figure 4.11: Measured Tj dependence of RTH for diﬀerent B55 geometries.
Dashed line at 300K for extracting RTH at ambient temperature. WE =
0.2µm.
(RTH ;Tj) couples, while the lines come from a linear interpolation of the
measured points themselves.
It is clear that, with the method we are applying, n temperature mea-
surements will provide n − 1 symbols. From these n − 1 symbols, then, we
need to select and keep the ones which lay on an ideal straight line and ignore
unlikely overestimates or underestimates. The more measures we make, the
more accurate will be the results.
We dispose of many temperature measures for our reference device (LE =
5µm)  from 15◦C to 95◦C every 10◦C, thus 7 points, of which just 4 have
a reasonable position. On the other hand, for the others we only dispose of
4 measurements (3 symbols).
A problem arises for the device with LE = 10µm: only one symbol can
be chosen. The situation is explained in Fig. 4.12. In (a), all the symbols are
shown, and we can see that the excluded symbols eﬀectively have unrealistic
RTH values. This situation happens because of the linearity of the interpo-
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lation we have used and the quality of measures themselves. As shown in
(b) where ∆IC is plotted against VBE, we see that no local minimum can be
found by the algorithm: the sampling is too large and does not get close to
the real intersection.
So just one single point, for which this situation does not happen, is
relevant. We also notice that the slope of the RTH−Tj curves decreases as the
dimensions increase, the reason of which is clear from Eq. (4.7). According
to that equation, the slope is given by αRTHo, α being practically constant
since it depends on the material, so the slope grows proportionally to RTHo
(even though the proportionality is not direct, due to the approximations
involved on Eq. (4.7)).
Speaking of the slope furthermore, the use of this intersection method
proves, for high values of Tj, a more modest deviation of RTH than other
methods like [44] in which the extracted RTH also includes the eﬀect of other
resistances, such as the collector and the emitter resistances.
The extraction of RTH at ambient temperature  i.e. RTHo, extracted at
300K in Fig. 4.11  can be carried out for the three geometries. The idea
pursued for the device of which we only dispose of one measure, is to give
at least an upper bound (dashed blue line) for the slope, since it should lean
less than the red line.
In Fig. 4.13 we plot RTH at room temperature as a function of the length
of the emitter, and compare the value retrieved by our method with the
nominal RTHo used in the HICUM model. Also the relative error is shown in
ﬁgure. In all cases, there is an overestimate, as foreseen by the simulations.
For the III-V Lab devices we dispose of 5 temperature measures. As we
see in Fig. 4.14, only one measure has been excluded for each of the two
largest devices of this technology: the measures are more accurate. Again,
as the dimensions increase, RTHo lowers as well as the slope.
We performed the extraction at 300K once again and the results are
shown in Fig. 4.15. In general, the thermal resistance is smaller in these
InP/InGaAs devices than the SiGe:C HBTs. For LE = 5µm, RTH is 1 kK/W
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Figure 4.12: Bad result of the intersection method. ∆IC − VBE in (b) was
used to ﬁnd RTH at Tj = 334.7K in (a). A similar ∆IC − VBE is for RTH at
Tj = 344.7K. B55: LE = 10µm, WE = 0.2µm.
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Figure 4.13: RTH extracted at 300K for all geometries (comparison between
the one from the intersection method and the one used in the HICUMmodel).
Relative error is displayed. B55: WE = 0.2µm.
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Figure 4.15: RTH extracted at 300K for all geometries. III-V Lab: WE =
0.7µm.
smaller in III-V Lab than B55, whereas the width is 3.5 times larger.
4.2.3 Limits of the Analysis
We might want to go a step further and ﬁnd the value of κref from our results,
for example by reversing Eq. (4.2) now that we have extracted RTHo. Besides
the lack of absolute precision of our measurement and extraction procedure,
we should also remark that the equation we would apply is an approximation
of the more general one, Eq. (4.1), and it is much more cumbersome to
compute the values of the geometrical functions for each speciﬁc device.
In Fig. 4.16 we tried an even more radical approach, namely to use
Eq. (4.2) to calculate each κ(Tj) corresponding to the RTH(Tj)'s extracted
with our intersection method. Then, we interpolated the dots with a non-
linear equation of the kind of Eq. (4.5) to ﬁnd κref and λ. In ﬁgure, we have
also plotted the real κ− Tj, according to [42].
κref might be found by reading the value of the interpolation curves at
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Figure 4.16: κ values calculated by reversing Eq. (4.2) for all geometries.
III-V Lab: WE = 0.7µm. Reference is the real κ trend according to [42].
300K. That conﬁrms the lack of precision we have already anticipated with
respect to the actual one. The decreasing rate of the curves represents λ,
the absolute value of which is much higher than the reference one. Also note
that κ and λ should be geometry-independent, whereas all the interpolation
curves diﬀer one from another.
The comparison between technologies (Fig. 4.17) also shows its limits.
The extracted κref for III-V Lab is 0.61W/Kcm, instead of 0.68W/Kcm
and the extracted λ is −4.66 instead of −1.4. The values of κ and λ in B55
depend on x, the concentration of germanium of Si1−xGex. The extracted
parameters are κref = 0.59W/Kcm and λ = −1.64. According to [45], our
value of κref would lead to a concentration x < 0.2 (if our SiGe:C HBT was
made of an undoped alloy, which is also not true since it is carbon-doped).
Extraction of the Thermal Capacitance
Using a single-pole thermal network, it is trivial for us to ﬁnd CTH , when
knowing RTH , since it's suﬃcient to take τTH from Table 3.1 and compute
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Figure 4.17: κ values calculated by reversing Eq. (4.2). One selected device
for each technology.
CTH = τTH/RTH . Since RTH depends on geometry, so does the capacitance.
Nevertheless, as explained in this chapter, RTH depends on the dissipated
power, too. When it is small, we may think of approximating RTH ' RTHo.
In this case, what we said in the previous chapter, that is, for instance, ∆T (t)
is just Pd(t) scaled by RTHo would be true (Fig. 3.28).
But in the examples from the previous chapter that we used to ﬁnd
the thermal constant, Pd is far from being small. At the steady state,
the dissipated powers for the reference devices are Pd(B55) = 72mW and
Pd(IIIV ) = 17.5mW at the following bias conditions: VBE = 1V , VCE =
1.8V (B55) and VBE = 0.9V , VCE = 1.3V (III-V Lab).
So, at steady state, RTH = ∆T/Pd with ∆T being like in Eq. (4.8). But
with our extraction method we cannot ﬁnd m of that equation, since it would
be necessary to extract RTH vs. Pd. Thus, we cannot compute the tempera-
ture rise at Pd(B55) and Pd(IIIV ) nor, consequently, ﬁnd the corresponding
thermal resistances. Any CTH we calculate with the information at our dis-
posal would be imprecise for the case considered. Anyway, this can be done
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within the compact model.
106
Chapter 5
Further Thermal Analysis
5.1 Thermal Impedance Extraction
In the last chapter, we have come up with a way to calculate the thermal
impedance once the thermal resistance was extracted by using the previously
estimated τTH . Thus, the thermal resistance and capacitance of the single-
pole thermal network were deﬁned.
We have seen though that the value of CTH cannot be properly found in
some situations, like the case of a highly temperature-dependent RTH . The
other limit that exists even when we actually manage to calculate, is that a
conventional single-pole network does not provide a suﬃcient approximation
of the thermal behaviour of a device for compact model simulations.
As widely discussed in [28], a recursive network (Fig. 5.1) proves to be
much more reliable in terms of accuracy of description of the thermal phe-
nomena. The dynamic self-heating should be modelled as at least a nine-stage
recursive network [33]. Here, the resistances and capacitances are distributed;
the series of all resistances at f = 0Hz yields RTH .
The normalized thermal impedance ZTH(s) has a much more complex
expression [28] than Eq. (2.19) and is computed using y-parameters. Those,
in turn, can be retrieved by measuring the low frequency S-parameters using
a vector network analyser (in a frequency range that goes from few kilohertz
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Figure 5.1: A n-cell recursive thermal network.
to few gigahertz).
An on-wafer SOLT calibration is ﬁrst done. A calibration is made on
devices with known properties in order to know the error terms (correction
data) and deﬁne an error network (linear error model) separated from the
ideal network analyser [46].
In particular, the SOLT calibration on a two-port coplanar technology is
achieved by ﬁrst contacting the GSG probe on a short that provides total
reﬂection, which is actually modelled in the network analyser by a series of
parasitic inductances for frequencies above a few multiples of 10GHz. Then
an open structure is contacted, and again parasitic elements  capacitances
 have to be considered. A device with two 100 Ω impedances between the
signal and ground pins at each port is used as a load. Finally, the GSG
ﬁngers at port one and two are shorted in a device providing a through.
The measurements are performed at room temperature by applying an
input RF power of −30 dBm = 1µW . The eﬀect of self-heating is visible
(with a proper bias) particularly on |s12| and |s22| [28], having a variable
magnitude in this low-frequency range. The conversion to y-parameters is
necessary for an easier evaluation of the eﬀect and ﬁnally allows to extract
the parameters of the recursive network. The y-parameters are deﬁned  at
f = 0  as
y11 =
dIB
dVBE
∣∣∣∣
VCE=const
y21 =
dIC
dVBE
∣∣∣∣
VCE=const
y12 =
dIB
dVCE
∣∣∣∣
VBE=const
y22 =
dIC
dVCE
∣∣∣∣
VBE=const
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Figure 5.2: Synchronisation of DC and RF pulses. A RF stimulus (blue,
tw = 50ns) is superposed to the DC base pulse VBE(t) (yellow, tw = 150ns)
within the measurement window.
The most self-heating-sensitive parameters are y12(f) and y22(f) [28]; we
have experienced this for y22 in the pulsed I/V analysis in Chapter 3.
Dynamic self-heating (modelled by the distributed thermal capacitance)
is present only above a certain frequency (which, of course, corresponds to
1/2pi τTH), up to a point where, at higher frequencies, the junction tempera-
ture variation no longer follows the instant power dissipation, i.e. the device
behaviour is dominated by its electrical characteristics only (ZTH(f) → 0).
In this range of frequencies, gradually every capacitive reactance decreases
and becomes ﬁnite until eventually they become negligible.
5.2 Pulsed S -parameters, a Measurement Per-
spective
Pulsed S-parameter measurements are performed by superposing an RF pulse
to the measurement of the pulsed-I/V (Fig. 5.2). For this kind of measure-
ment a VNA is necessary, and a diﬀerent set-up with respect to Fig. 3.3 has
to be built (Fig. 5.3).
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Figure 5.3: Pulsed measurement system where DC and RF pulses are applied
through the DC and RF ports of two bias tees to the base and collector of
the DUT (after [33]).
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Figure 5.4: Rohde & Schwarz ZVA67 vector network analyser with ZVAX
extension unit.
The Keithley 4200-SCS is used in combination with the VNA Rohde &
Schwarz ZVA67 with a ZVAX extension unit (Fig. 5.4). In order to syn-
chronize the DC and RF pulses, the 4220 PGU pulse generator unit sends
a trigger to the ZVA67 and the user can verify the synchronization with a
LeCroy Wavepro 960 oscilloscope (same used previously in this work). The
bias tees superpose the two signals.
The duty cycle of the RF signal cannot be smaller than 1% of the total
pulse period because this level might be close to the VNA noise level: a good
trade-oﬀ has been reached with a width around 5% [33].
The eﬀect of self-heating can be visualized also in the modiﬁcation of
the fT curve when a bias that causes less power dissipation is applied. A
technique to extract fT from measurements is brieﬂy described.
Once the S-parameters are extracted by our VNA, they are converted to
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h-parameters. We focus on |h21(f)|, which is deﬁned as
|h21(f)| =
∣∣∣∣ iC(f)iB(f)
∣∣∣∣
and is traced in a Bode plot. The cut-oﬀ frequency can be estimated by
extrapolating the unity gain frequency. In fact, Eq. (2.11), for high frequency,
can be rewritten as
fT = |h21(f)| f
assuming that above a certain frequency, the slope is about 20 dB/dec. This
provides a practical extraction method.
In Fig. 5.5 we have made a linear interpolation above a given frequency
(f = 15GHz) and extracted the changing of fT on VBE when a pulsed-RF
signal is superposed to the base signal (see Fig. 5.6). The device we took
those measures on is the reference ETHZ, at VCE = 1.25V . We see that
the peak is around 330GHz, well below the nominal peak fT at VCE = 1V
(Fig. 2.21), which is partly normal, partly due to the imprecision of the
instrumentation.
Fig. 5.7 ﬁnally shows the eﬀect of heat on fT on a diﬀerent device. At a
given high VBE value and for high collector voltage, the cut-oﬀ frequency is
damped down with respect to the same VBE for VCE = 0.5V when increasing
the pulse width.
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Figure 5.5: Cut-oﬀ frequency fT extraction method at diﬀerent VBE for the
reference ETHZ at VCE = 1.25V by pulsed S-parameters (tw = 150ns, RF
pulse: tw = 50ns).
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Figure 5.6: Extracted values of fT vs. VBE for the reference ETHZ at VCE =
1.25V by pulsed S-parameters (tw = 150ns, RF pulse: tw = 50ns).
Figure 5.7: Cut-oﬀ frequency fT vs. VBE measured with tw = 150ns, 300ns,
1µs at constant VCE = 0.5V and 1.5V for an HBT with AE = 0.5 · 5µm2
(after [33]).
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Chapter 6
Conclusion and Future Work
In conclusion, in this work we have retrieved many information concerning
the self-heating and the set-up for pulsed measurements. The new IC-CAP
interface allows a whole set of pulsed-I/V-based analysis on many HF devices,
some of which we carried out in Chapter 3, such as collector current versus
pulse width and collector current versus geometry.
The comparison among technologies and geometries allowed to determine
directly in IC-CAP the exact eﬀect of a longer or wider emitter on the output
current, proving a much greater impact on the current due to the width
scaling. We have seen that the length scaling do not heat sensibly the device,
the percentage increase above isothermal being rather constant also in the
InP/InGaAs device.
The transient-I/V analysis was useful on one hand to intuitively motivate
the lower bound on the applied pulse width, on the other for determining a
valid approximation of the base electrical resistance, but more importantly
to extract the thermal time constant for the three types of devices, and
discovering that the rise of the current due to self-heating is slower for the
InP-based devices, implying a better response to the internal temperature
rise. This is a fundamental result for the thermal characterisation of these
advanced technologies.
Later on, Chapter 4 discussed about the thermal resistance, compared the
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theoretical deﬁnitions and found accordance. Then the intersection method
has been presented and validated by association to IC-CAP simulations.
With a fully automated IC-CAP program the RTH extraction at room tem-
perature was made, as well as the tracing of its dependence on the junction
temperature.
The results, although the extension of the analysis is limited by the ap-
plied strategy, found good accordance with the model parameters for the
SiGe:C technology and were well-deﬁned for the InP/InGaAs technology too.
The next steps for an easy and complete thermal description will be the
implementation of an GUI interface in IC-CAP for pulsed S-parameters ex-
traction quite similar to the existing one for pulsed-DC. Also, the extraction
method might be reﬁned by using a polynomial interpolation such as a Spine.
The challenges related to these technologies will increase in the next gen-
eration of Si-based and particularly of InP-based devices and their thermal
behaviour will be one of the main factors slacking their vast and aﬀordable
commercial diﬀusion and the consequent creation of related applications.
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Appendix
Intersection Point Extraction Algorithm
In the following, the algorithm to ﬁnd the intersection point of two forward
Gummel plots through a linear interpolation is presented. It is iterated over
many couples of Gummel plots at diﬀerent Tamb's.
! declare the array for the difference between the Ic's
COMPLEX diff[sizeof(Ic1)]
! finds the minimum difference between the sampled values of Ic,
! ic_diff_min=0 ideally corresponding to two samples positioned at
! the intersection of IC1 and IC2
i = 0
WHILE i<sizeof(Vb)
x = Vb[i]
IF x > Vb_threshold THEN
diff[i] = abs(Ic2[i]-Ic1[i])
ELSE
diff[i] = 1
END IF
i = i+1
END WHILE
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ic_diff_min = MIN(diff)
! finds the Vbe corresponding to ic_diff_min, namely the closest
! Vbe value to the intersection, vb_min; the correspondent Ic values
! are also found
index_min = 0
i = 0
WHILE i<sizeof(Vb)
x = diff[i]
IF ic_diff_min==x THEN
index_min=i
END IF
i = i+1
END WHILE
vb_min = Vb[index_min]
IC1_min = Ic1[index_min]
IC2_min = Ic2[index_min]
! finds the second closest Vbe values to the intersection and the
! correspondent Ic's
vb_min_2nd = 0
index_min_2nd = 0
IF diff[index_min-1]<diff[index_min+1] THEN
vb_min_2nd = Vb[index_min-1]
IC1_min_2nd = Ic1[index_min-1]
IC2_min_2nd = Ic2[index_min-1]
ELSE
vb_min_2nd = Vb[index_min+1]
IC1_min_2nd = Ic1[index_min+1]
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IC2_min_2nd = Ic2[index_min+1]
END IF
! finds the parameters of the line connecting the samples around the
! intersection
IF vb_min<vb_min_2nd THEN
q1 = IC1_min
q2 = IC2_min
ELSE
q1 = IC1_min_2nd
q2 = IC2_min_2nd
END IF
s1 = abs(IC1_min-IC1_min_2nd)/(Vb[1]-Vb[0])
s2 = abs(IC2_min-IC2_min_2nd)/(Vb[1]-Vb[0])
! calculates Vbe and Ic intersection values
x = (q1-q2)/(s2-s1)
IF vb_min<vb_min_2nd THEN
int_vb = vb_min + x
ELSE
int_vb = vb_min_2nd + x
END IF
int_ic = q1 + (s1*x)
Ic_intersection[t] = int_ic
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